DISSERTATION II REPORT ON

COMPARATIVE ANALYSIS OF FAST MULTIPLIERS FOR DSP APPLICATIONS

Submitted in partial fulfilment of the requirement for the award of the degree of

MASTER OF TECHNOLOGY IN ELECTRONICS & COMMUNICATION ENGINEERING

Submitted by

Srinivas Pappala Reg.no:11502777

Under the Guidance of

Dr. Ravi Shankar Mishra Associate professor of ECE



Department of Electronics & communication Engineering Lovely Professional University Phagwara-144411, Punjab (India) April 2017



TOPIC APPROVAL PERFORMA

School of Electronics and Electrical Engineering

Program : P175::M.Tech. (Electronics and Communication Engineering) [Full Time]

COURSE CODE : EC	E521	REGULA	AR/BACKLOG :	Regular	GROUP NUMBER	EEERGD0256
•	Dr. Ravi Shankar Mishra	UID :	19053		Designation :	Associate Professor
Qualification :				Research Experience	e:	

SR.NO.	NAME OF STUDENT	REGISTRATION NO	ВАТСН	SECTION	CONTACT NUMBER
1	Pappala Srinivas	11502777	2015	E1514	9849303284

SPECIALIZATION AREA : VLSI Design

Supervisor Signature:

PROPOSED TOPIC :

Comparative analysis of fast multiplier for DSP Applications

	Qualitative Assessment of Proposed Topic by PAC	
Sr.No.	Parameter	Rating (out of 10)
1	Project Novelty: Potential of the project to create new knowledge	8.00
2	Project Feasibility: Project can be timely carried out in-house with low-cost and available resources in the University by the students.	7.67
3	Project Academic Inputs: Project topic is relevant and makes extensive use of academic inputs in UG program and serves as a culminating effort for core study area of the degree program.	8.00
4	Project Supervision: Project supervisor's is technically competent to guide students, resolve any issues, and impart necessary skills.	7.67
5	Social Applicability: Project work intends to solve a practical problem.	7.67
6	Future Scope: Project has potential to become basis of future research work, publication or patent.	7.67

PAC Con	nmittee Membe	ers
PAC Member 1 Name: Anshul Mahajan	UID: 11495	Recommended (Y/N): Yes
PAC Member 2 Name: Dushyant Kumar Singh	UID: 13367	Recommended (Y/N): NA
PAC Member 3 Name: Cherry Bhargava	UID: 12047	Recommended (Y/N): Yes
PAC Member 4 Name: Anshul Mahajan	UID: 11495	Recommended (Y/N): Yes
DAA Nominee Name: Manie Kansal	UID: 15692	Recommended (Y/N): NA

Final Topic Approved by PAC: Comparative analysis of fast multiplier for DSP Applications

Overall Remarks: Approved

PAC CHAIRPERSON Name: 11211::Prof. Bhupinder Verma

Approval Date: 08 Oct 2016

ABSTRACT

Multiplier is an essential functional block of a microprocessor because multiplication is needed to be performed repeatedly in almost all scientific calculations. Therefore, design of fast and low power and area of binary multiplier is very important particularly for Digital Signal Processors. A typical processor central processing unit devotes a considerable amount of processing time in performing arithmetic operations, particularly multiplication operations. Multiplication is one of the basic arithmetic operations and it requires substantially more hardware resources and processing time than addition and subtraction. In fact, 8.72% of all the instruction in typical processing units is multiplication. In this paper, comparative study of different multipliers is done for low power requirement and high speed and area. The paper gives information of Vedic multiplier, Wallace tree multiplier and Baugh wooley multiplier. These are utilized for multiplication to improve the speed, area and power parameters of multipliers for Digital Signal Processors.

Depending upon the parametric analysis these fast multipliers have utilized in MAC unit in DSP application.

CERTIFICATE

This is to certify that **Srinivas Pappala** have completed objective formulation of his Dissertation-II titled "**Comparative Analysis of Fast Multipliers for DSP Applications**" under my guidance and supervision. To the best of my knowledge, the present work is the result of his original study and research. No part of the project has ever been submitted for any other degree at any University.

The project is fine for the submission and fulfilment of the condition for the award of degree of Master of Technology in Electronic and Communication Engineering.

Dr. Ravi Shankar Mishra Associate Professor Lovely Professional University Phagwara-144411, Punjab. Date:

ACKNOWLEDGEMENT

I would like to thank **Lovely Professional University** for giving me opportunity to use their resource and work in such a challenging environment. I am grateful to the individuals whom contributed their valuable time towards my dissertation.

I wish to express my sincere and heart full gratitude to my guide "**Dr. Ravi Shankar Mishra**" Associate professor, who guides me to take up this dissertation in sync with global trends in scientific approach.

Finally, I also express our sincere thanks to all our colleagues and friends for their suggestions and encouragement during the session.

Srinivas Pappala Reg. no:11502777

DECLARATION

I student of M. TECH under ECE Discipline at LOVELY PROFESSIONAL UNIVERSITY, Phagwara; hereby declare that the Dissertation-II report entitled on "Comparative Analysis of Fast Multipliers for DSP Applications", is an authentic record of my own work carried out as the requirements for the award of degree of Master of Technology on "Electronic and Communication" at Lovely Professional University, Phagwara; under the guidance of "Dr. Ravi Shankar Mishra", an Associate professor of Deportment of Electronics and Communication Engineering, during January to May,2017.

> Srinivas Pappala Reg.no:11502777 Date:

It is certified that the above statement is correct to the best of my knowledge and belief.

Dr. Ravi Shankar Mishra

Associate Professor Lovely Professional University Phagwara-144411, Punjab. Date:

CONTENTS

Title	Page No.
Abstract	i
Certificate	ii
Acknowledgement	iii
Declaration	iv
Table of Contents	V
List of figures	vii
List of Tables	viii
CHAPTER 1	
INTRODUCTION	1
1.1 Basic multiplication	2
1.2 Main objective of multiplier	3
1.3 Classification of multipliers	3
1.3.1 Serial multiplier	3
1.3.2 Parallel Multiplier	4
1.3.3 Array multiplier	5
1.3.4 Booth multiplier	6
1.3.5 Combinational multiplier	8
CHAPTER 2	
LITERATURE REVIEW	9
CHAPTER 3	
COMPLEX MULTIPLIERS	14
3.1 Vedic multiplier	14
3.1.1 Urdhva Tiryakbhyam sutra	14
3.1.2 Vedic 2 bit multiplier	15
3.1.3 Vedic 4 bit multiplier	16
3.1.4 Vedic 8 bit multiplier	17
3.2 Wallace tree multiplier	18
3.2.1 Wallace tree 4 bit multiplier	18
3.2.2 Wallace tree 8 bit multiplier	20

3.3 Baugh Wooley multiplier	21
3.3.1 Baugh Wooley 4 bit multiplier	21
3.3.2 Baugh Wooley 5 bit multiplier	22
3.3.3 Baugh wooley 8 bit multiplier	23
CHAPTER 4	
OBJECTIVE AND SCOPE OF STUDY	24
4.1 objective of the study	24
4.2 Tools/software is used	24
4.3 Technologies used	24
4.4 Scope of the study	24
CHAPTER 5	
RESEARCH METHODOLOGY	25
CHAPTER 6	
RSULTS AND DISCUSSION	25
6.1 Vedic multiplier	26
6.1.1 Vedic 4bit multiplier	26
6.1.2 Power Synthesis Results for 4bit Vedic	27
6.1.3 Delay and Timing Synthesis Results of 4bit Vedic	29
6.1.4 Vedic 8bit multiplier	31
6.1.5 Power Synthesis Results for 8bit Vedic	32
6.1.6 Delay and Timing Synthesis Results of 8bit Vedic	34
6.2 Wallace tree multiplier	36
6.2.1 Power Synthesis Results for 4bit Wallace tree	37
6.2.2 Delay and Timing Synthesis Results of 4bit Wallace tree	39
6.2.3 8bit Wallace tree multiplier	41
6.2.4 Power Synthesis Results for 8bit Wallace tree	42
6.2.5 Delay and Timing Synthesis Results of 8bit Wallace tree	44
6.3 Baugh Wooley multiplier	46
6.3.1 Baugh Wooley 4bit multiplier	46
6.3.2 Power Synthesis Results for 4bit Baugh wooley	47

CONCLUSION AND FUTURE SCOPE	58
CHAPTER 8	
6.5 Performance evaluation of 8-bit multiplier	57
6.4 Performance evaluation of 4-bit multiplier	56
6.3.6 Delay and Timing Synthesis Results of 8bit Baugh wooley	54
6.3.5 Power Synthesis Results for 8bit Baugh Wooley	52
6.3.4 8bit Baugh Wooley multiplier	51
6.3.3 Delay and Timing Synthesis Results of 4bit Baugh Wooley	49

REFERENCE

LIST OF FIGURES

Fig no.	Name of the figure	Page No
1.1	Basic multiplication structure	2
1.2	Classification of digital multipliers	3
1.3	Serial multiplier	4
1.4	Parallel multiplier	4
1.5	Basic array multiplier	5
1.6	Circuit diagram of Array multiplication	5
1.7	Right and left shift arithmetic	6
1.8	Right and left shift circular	6
1.9	Combinational multiplier	8
3.1	Vertical and Crosswise algorithm	15
3.2	Example for the Vertical and Crosswise algorithm	15
3.3	2-bit Vedic multiplication method	15
3.4	Block diagram of 2-bit Vedic multiplier	16
3.5	Block diagram of 4-bit Vedic multiplier	16
3.6	Block diagram of 8-bit Vedic multiplier	17
3.7	Wallace tree algorithm	18
3.8	4bit Wallace tree algorithm	19
3.9	Block diagram of 4-bit Wallace tree multiplier	19
3.10	Block diagram of 8-bit Wallace tree multiplier	20
3.11	Architecture of 4bit Baugh wooley multiplier	21
3.12	5bit Baugh wooley 2's complement multiplier	22
3.13	Example of the Baugh wooley multiplier	22
3.14	Architecture of 8bit Baugh wooley multiplier	23
6.1	4-bit Vedic Multiplier	26
6.2	RTL view of 4-bit Vedic Multiplier	26
6.3	Output waveform of 4-bit Vedic multiplier	27
6.4	8-bit Vedic Multiplier	31
6.5	RTL view of 8-bit Vedic Multiplier	31
6.6	Output waveform of 8-bit Vedic multiplier	32
6.7	Wallace tree 4-bit Multiplier	36
6.8	RTL view of 4-bit Wallace tree Multiplier	36

Fig no.	Name of the figure	Page No
6.9	Output waveform of 4-bit Wallace multiplier	37
6.10	8-bit Wallace tree Multiplier	41
6.11	RTL view of 8-bit Wallace tree Multiplier	41
6.12	Output waveform of 8-bit Wallace tree multiplier	42
6.13	4-bit Baugh Wooley Multiplier	46
6.14	RTL view of 4-bit Baugh Wooley Multiplier	46
6.15	Output waveform of 4-bit Baugh Wooley multiplier	47
6.16	8-bit Baugh Wooley Multiplier	51
6.17	RTL view of 8-bit Baugh Wooley Multiplier	51
6.18	Output waveform of 8-bit Baugh Wooley multiplier	32

LIST OF TABLES

Table no.	Name of the tables F	Page N	lo
1.1	Basic Booth table		7
6.1	Comparison between the parameters of 4bit V Wallace, Baugh wooley multiplier	edic	56
6.2	Comparison between the parameters of 8bit V Wallace, Baugh wooley multiplier	edic	57

CHAPTER 1 INTRODUCTION

Now a day, Multipliers plays an essential part in digital signal processing (D.S.P) and several other applications. In the high-performance systems like micro-processor, DSP etc. multiplication and addition is an important fundamental function and mostly used arithmetic logic operations. Basically, addition and multiplication are used in microprocessors and DSP is more than 68% instructions. So, the addition, multiplication operations control the execution time. That's while there is need of high speed multiplier. Having with the advanced Technology, for designing a good multiplier, so many researchers have tried and trying. Multipliers are used basically for multiplication.

Usually shift and add method is not that much good multiplier and it is not appropriate for the VLSI implementation. The time delay point of also this multiplier is not good. There is some basic methods are proposed in the literature for the speed multiplication in the VLSI. Those are Wallace tree multiplier, Vedic multiplier and Baugh-Wooley multiplier. In this report we are present the several techniques to implement those multipliers. Basically In any VLSI circuit's implementation is depends on the basic terms those are the speed, power, and time delay. The high speed and less power consumption VLSI circuits can be possible with several logic methods. In any VLSI design we seen three types most important factors, they are cell space, delay of the circuit and power consumption. Previously there are many methods for the speed and the power consumption and each method have the pros and cons for the VLSI circuit in terms of power and speed. The basic common multiplication method is adding& shift method. Basically, in the parallel multipliers, partial products are added are the important factors that can be deciding the multiplier whole performance. To reduce, this partial product to added, Booth multiplier is one of the better multiplier. For the speed purpose, Wallace tree method is better because the sequential adding steps.

And also we have, serial and parallel multipliers are there, in the area and power consumption factor also, it is good, in the speed factor this multiplier is not good. This serial and parallel multipliers are basically depends on the nature of the application. In this report, we are explained the multiplication algorithms and those method of architecture and comparing those methods in terms of the time delay, power, cell area, and speed of the multipliers.

1.1 Basic multiplication:-

As we all know multiplication basically having two terms, multiplicand and multiplier and output is product. Consider multiplicand is A(a0,a1,a2,a3) and multiplier is X(x0,x1,x2,x3) the output product is $P=(y_0, y_1, y_2, y_3, y_4, y_5, y_6, y_7)$.




Fig.1.1. Basic multiplication structure

We have so many techniques to perform the binary multiplication. In that we choose based on the factors such as area, latency, design complexity, throughput. An efficient approach is use the array or full-adders tree to sum partial products. In, now a day we are using some standard designs used to implement the binary multipliers, those are suitable for the VLSI circuits.

Multiplier is performing multiplication process multipliers are mainly used in DSP application. Fast multipliers are mainly based on cell area, speed, power and accuracy.

- Area: In the multiplier cell area should be less
- Speed: the speed of multiplier should be fast.
- Power: the power should be less.
- Accuracy: the multiplier should give the correct result.

In any multiplication, there are mainly three steps:-

- Generation of the partial products.
- Reduction of the partial products.
- ➢ And final addition.

1.2 Main objectives of multipliers:-

- The good multiplier must be compact with the high speed and low power dissipation, timing delay.
- Mostly the designing a multiplier in VLSI based on these four factors only (time, speed, area, accuracy).

1.3 Classification of digital multipliers:-




Fig.1.2. Classification of digital multiplier

1.3.1 Serial multipliers:-

Where the power and area is given importance and the delay is tolerated there the serial multiplier is used. Here they are used one simple adder to add the partial products. The circuit diagram is shown below for the 4bit multiplier. Multiplier and Multiplicand are the inputs have to arrange in a manner and synchronized with the behaviour of the circuit. And here two clocks are used, one of the clock for reset and another one for data. The first order of the time delay is U(x,y). in the circuit the time delay is $T_D = [(x+1)y+1] t_{fa.}$.




Fig.1.3. Serial multipliers

Here the separate partial products are formed individually. And the additions of the partial products are achieved by way of the intermediate values of partial products addition are put in storage in D-flip flop. This method is not proper for the large number of bits(X and Y).

1.3.2 Parallel multiplier:-

The basic architecture of the parallel multiplier is one of the best multipliers. First operand is served to the next circuit in the parallel. The partial products are made in each and every cycle. In each cycle can do the addition of multiplication of X*Y partial products. The last results are should be stored in the output register after X+Y cycles. And the area essential is Y-1 for X=Y.




Fig.1.4. Parallel multiplier

The parallel multipliers are basically two types, they are

- > Array multiplier
- Tree multipliers(Binary tree and Wallace tree)

1.3.3 Array Multiplier:-

The array multiplier is the well-known multiplier because of its basic structure. This multiplier is mainly based on the Add and shift algorithm. And the partial products are produced by the one bit multiplier is with multiplicand multiplication. The PP terms are shifted to the adder bits and after that should be added.




Fig.1.5 Basic array multiplier

In the array multiplier the partial product terms can be add by the simple carry propagate adder. If the N is the length of the multiplier we need N-1 adders. And here we use number of adders are x, full adders are x(y-2), the total number of adders are x(y-1).




Fig.1.6. Circuit diagram of array multiplier

The array multiplier further divided into two types

- Signed multiplication
- Un Signed multiplication

In the signed multiplication booth and baugh wooley multipliers are the best multipliers.

1.3.4 Booth multiplier:-

The Booth multiplication is the one of the multiplication which multiplying the binary numbers in the 2's complement signed array representation.

Before doing the booth multiplier we need to know the right shift arithmetic (RSA) and right sift circular (RSC).

Right shift arithmetic (RSA):- it is a shift operator. It is defined, when we are adding two binary numbers and the result is shift to the one bit position. Let's take the resultant bit is 1010. Now we can apply RSA then the result is 11010. In RSA there are two basic types 1. Right shift arithmetic and 2. Left shift arithmetic.




Fig.1.7. Right shift arithmetic

Left shift arithmetic

Right shift circular(RSC):- It is simple shifting the bit, in RSC also two types they are Right circular shift and Left circular shift. Let's take one sequence 01011 and the RSC of the sequence is 01011.





Fig.1.8. Right shift circular



Left shift circular

Steps to implement the booth algorithm:-

Step 1:-

Create the Booth Table: In this table, we will take the 4columns for the one is for the multiplier(X), and one is for the previous bit of multiplier(X-1), and other two for partial products (U and V).

U	V	Х	X-1

Table1.1. Basic Booth table

- First we choose multiplier X and the multiplicand is Y.
- > And next to do the 2's complement for the multiplicand Y.
- \blacktriangleright Load X value, and X-1 value is kept =0.
- And the U and V values initially taken as 0, these will have the product of the X & Y at the last resultant.

Step 2:-

In the table, the LSB nit of the X and the single bit in the X-1, is to be analyse that will have fallowing actions.

If the action is = "00" then there is no action.

If the action is = "01" then add Y and U, the result is Right shifts.

If the action is = "10" then subtract Y from U and do the result is right shifts.

If the action is = "11" then right shift the value in U one bit position.

Step 3:-

Right shift circular of X. Go to step 2 and repeat the method till the X has been right shift circular to its original position. Finally we get the product of X and Y.

1.3.5 Combinational multiplier:-

The combinational multipliers are the, two unsigned binary numbers multiplication. And this multiplier is done with the two signed number multiplication also. Every bit in the multiplier is multiplied to the multiplicand. The final product is come when we add the partial products and then it form a final result.

This multiplier main advantage is the generation of the partial products are easy compare to other multipliers. The basic circuit diagram shown below, in there partial products can be adding by using AND gate. And here using half adder and full adder also and finally we get the result of the combinational multiplier.




Fig.1.9. combinational multiplier

This multiplier good in terms of the power consumption and it can need fewer components. But in terms of time delay factor this multiplier is not good. It requires large number of logic gates so area is also high. It is a less economical multiplier and faster multiplier but high hardware complexity.

CHAPTER 2

REVIEW OF LITERATURE

The chapter is focused on the review of literature about different fast multipliers designs. To conclude this topic so many journals, articles and conference papers have been studied. Some of them have been described below as.

R. Raju, S.Veerakumar (2016), "Design and Implementation of Low Power and High Performance Vedic Multiplier" [1]In this paper authors, main aim is to designing and developing a high speed, less power dissipation of a16bit vedic multiplier by using basic 8bit vedic multiplier, 4bit vedic multiplier and the basic 2bit multiplier. For adding the partial products here author used ripple carry adder to decrease the time delay in the multiplier. Here the 16bit Vedic multiplier is done by using "Urdhva Tiryakbhyam Sutra" from ancient Indian Vedic mathematics. Author mainly focused on, to reduce the logic levels thus reducing the logic delays. The entire process is done by using Xilinx-ISIM and synthesis done by using Xilinx XST. And the total execution is done in the FPGA (Spartan-kit). Finally the author concluded even though Urdhva Tiryakbhyam Sutra fast and area efficient. But the large number of partial products occurs by using of 2bit and 4bit and so on. And also large fan-out for input signals x and y. by using the other algorithms in 4x4 multipliers then faster multiplication is possible.

Rakesh Kumar, Pradeep Kumar (2014), "An Efficient Baugh-Wooley Multiplication Algorithm for 32-bit Synchronous Multiplication" [2]In This paper, all about the effective and high speed 32bit synchronous Baugh wooley multiplier. In this paper mainly the multipliers partial products can be added by the fast speed and area less adder named as BK (Brent-kung) adder. By using this adder not only improves speed of adder performance but also improves the multiplier. Codeing in VHDL and synthesis was done by using Xilinx ISIM and synthesized by Xilinx XST for the both synchronous and asynchronous Baugh wooley multiplier. Finally the author concluded that the Look up tables (LUT's) are less in asynchronous as compared to the synchronous BW multiplier. But synchronous multiplier is faster than the asynchronous BW multiplier. The path delay in the synchronous BW multiplier is 6.496ns, it is good result when compared to the other multipliers. Finally he resulted that the combination of synchronous BW multiplier and Brent-kugh adder, gives the better speed and less area compared to the all other multipliers. Kokila Bharti Jaiswal, Nithish Kumar V, Pavithra Seshadri (2015): "Low Power Wallace Tree Multiplier Using Modified Full Adder" [3]Authors main aim to designing a less power consumption of multiplier, here they are taken Wallace tree multipliers with modified fulladder using multiplexer. The whole process is done in Verilog HDL and simulation is done by using Quatus II. And the whole process is synthesized by using SAED90nm CMOS technology in Synopsys Design complier. Finally author concluded In the ASIC synthesis of the Wallace tree Multiplier by using mux based fulladder the results shows in terms of power consumption average reduction is 37.45%, in terms of area 45.75% and the time delay average reduction is 17.65% compared to the all current methods finally the proposed Wallace tree multiplier is good for the application which we need less power and lesser area applications.

Indrayani Patle, Akansha Bhargav, Prashant Wanjari(2013): "Implementation of Baugh-Wooley Multiplier Based on Soft-Core Processor" [4]the author says in this paper, they done execution of 16bit Baugh wooley multiplier in Verilog HDL. And the multiplier based on the soft core processor. This is embedded soft core processor with high performance by XILINX Company. This soft core processer is high configurable and the designer to design required own hardware platform. Baugh wooley multiplier is using in this processer to utilized fast and efficient processing capacity. Finally they are concluded increasing the speed of the custom hardware of multiplier block designed and interface with MicroBlaze processor. And also power optimized in the 16bit baugh wooley multiplier is optimized, and the power is 163mW. And they are planning to implement 32, 16, 8-bit FFT by using this fast and less power Baugh wooley multiplier.

Ms. G. R. Gokhale, Mr. S. R. Gokhale, (2015) "Design of Area and Delay Efficient Vedic Multiplier Using Carry Select Adder" [5]In this paper authors, main aim is to designing and developing a less area, less delay of a vedic multiplier. For adding the partial products here author used carry select adder, to decrease the time delay in the multiplier. The carry select adder(CLSA) is used because the less number of gates used compared to the binary to excess one convert(BEC) carry select adder and modified carry select adder(MCSLA). The resultant in terms of area, carry select adder is 21% small area than

modified carry select adder and 44% small area than binary to excess one convert carry select adder. The Vedic Multiplier is 43% small area than Booth multiplier. And in terms of time delay 15% less compared to booth multiplier. In the parameter, area and time delay the proposed Vedic Multiplier is similar to the booth multiplier. Finally author says proposed Vedic multiplier is better in area, speed and delay.

Soniya, Suresh Kumar, (2013) "A Review of Different Type of Multipliers and Multiplier-Accumulator Unit" [6]In this paper authors discuss about fast speed, less power multiplier accumulator unit, and several types of multipliers those are used in the DSP applications(FFT, FIR, Convolution)etc. in this authors explain several multipliers array, Wallace tree, booth, sequential and combinational multipliers. In those multipliers several types of techniques applied to check the multiplier is speed and less power consumption. The applied techniques are pipelined technique, Spurious Power Suppression Technique (SPST) technique and block enabling technique. In the pipelined technique is used in booth multiplier to decrease the time delay in every stage. In the SPST Tech. is used to reducing the power. Finally authors concluded in terms of speed, pipeline technique is better for booth and Spurious Power Suppression Technique (SPST) and enabling technique is better in terms of less area and power.

Abhishek Mukherjee, Abhijit Asati, (2013) "Generic Modified Baugh Wooley Multiplier" [7]in this paper, they are done with the HDL code of Baugh Wooley multiplier. The main aim of the author is comparing the conventional Baugh Wooley multiplier and simple default multiplier and modified multiplier. In conventional Baugh-Wooley multiplier they are added partial products using ripple carry adder, and it can be replace again in modified Baugh- Wooley multiplier with the carry select adder, and the calculate the parameters are the area, power, speed of the multiplier. And the whole process is done is done by synthesis results and they are taken operand size ranging N is (4 to 60) using in 90nm technology. Finally the author concluded the modified Baugh Wooley multiplier is better speed than the conventional multiplier and as well in terms of area and power similar to the conventional and simple default multiplies according to the synthesis report.

Sumit Vaidya, Deepak Dandekar, (2010) "Delay-Power Performance Comparison of Multipliers in VLSI Circuit Design" [8]In this paper, they described the comparisons of the Vedic multiplier with the other multiplier like Wallace tree multiplier and array multiplier. And the Vedic multiplier is done with two sutras "Urdhva Tiryakbhyam" algorithm and another sutra is "Nikhilam Sutra". The author briefly explained about Wallace tree and array multiplier. Here also compared the multipliers are in terms of speed, area, time delay and power factors. By using the nikhilam sutra we can get the faster multiplication than the Urdhva Tiryakbhyam algorithm of the multipliers, because the speed of the multiplier is increasing by reducing the number of iterations. The time delay comparison is done with array and booth multiplier in 8 bit and also in 16 bit, in the array multiplier in 8bit 27ns and in 16bit 39ns. And they are compared multiplier in three different logics. They are CMOS and complementary pass transistor and pass transistor logics.

Pramodini Mohanty, (2013) "An Efficient Baugh-Wooley Architecture for Signed & Unsigned Fast Multiplication" [9]This paper presents the good, efficient, and high speed multiplier with the method shift & add method for Baugh-wooley multiplier. In this baugh wooley multiplier we are suing less adder and then we can iterative steps are less. The area is also less compared to the serial multipliers. This multiplication good because in the fabrication the chips, and the good systems need less components circuits. The results are saying the proposed circuit is correct performance and less hardware components and low power. The dynamic power they get 15.3mW and the timing delay is 3.912ns. they get best results compare to their base paper, For improving the multiplier characteristics they are using pipelining resistor technique.

Amrita Nanda, Shreetam Behera, (2014) "Design and Implementation of Urdhva-Tiryakbhyam Based Fast 8×8 Vedic Binary Multiplier" [10]in this paper, author design a high speed 8bit multiplier by using the Indian ancient Vedas, vedic mathematics, there so many multiplication techniques, one of that is Urdhva-Tiryakbhyam sutra from the vedic mathematics. First he proposed 4bit Vedic multiplier by using the four bit adder to reduce the time delay. And using this 4bit Vedic multiplier, authors designed a 8bit vedic multiplier with using the fast adders. The time delay is good in this multiplier compare to the array, booth multiplier. The multiplier is done by, VHDL coding. And the synthesis is done by using the Xilinx ISE14.4 Software. Finally they applied this code in FPGA Spartan 3e board. Finally author says that the designed multiplier is good in terms of time delay.

Taye Girma, (2013) "Designing and Synthesizing a Wallace Tree Multiplier for High Speed Performance" [15] In this paper, describes the designing and synthesis of the 8bit Wallace tree multiplier. Theses multipliers are used basically in DSP applications and microprocessors. The basic operation of the Wallace tree multiplier is addition of partial products. Here a new algorithm for the Wallace tree multiplier. 3stages to do this multiplier they are PP matrix generated, and next stage is reduce the PP terms by using the fulladder and half adder. And here author used carry look-ahead adder. The time delay is reducing, due to the route, logic gates. Finally the author concluded that the presented method is efficient for speed multiplication.

Pramod S. Aswale, Mukesh P. Mahajan, Manjul V. Nikumbh, Omkar S. Vaidya, (2015), "Implementation of Baugh-Wooely Multiplier and Modified Baugh Wooely **Multiplier Using Cadence (Encounter) RTL**" [16]In this paper, authors describe the less power and speed is high by using the shift and add algorithm using of baugh wooley multiplier. And here done with 5bit baugh wooley multiplier using cadence RTL compiler. And he concluded that the modified baugh wooley is better than the conventional baugh wooley multiplier, and the 5bit BW multiplier operating frequency is 160Mhz. this multiplier depends upon the required application. The author concluded that the modified baugh wooley is 109 x speeds than the conventional array multiplier. And 102x speeds than the conventional baugh wooley multiplier.

CHAPTER 3

COMPLEX MULTIPLIERS

3.1 VEDIC MULTIPLIER

Vedic multiplier is comes from the Vedic mathematics and It is the ancient Indian method of mathematics. This was reconstructed from Vedas by Sri Bharati Krishna Tirthaji (1884-1960) after his 8 years of analysis on Vedas. He proposed Vedic mathematics is mostly depends on sixteen sutras, in one of that is Urdhva-Tiryakbhyam sutra.

Sixteen sutras in Vedic mathematics:-

- 1. Yaavadunam (At all the extent of its lack).
- 2. Vyashtisamanstih (Share and Complete).
- 3. Urdhva-Tiryakbhyam (Vertically and crosswise).
- 4. Sopaantyadvayamantyam (The critical and double the penultimate).
- 5. Shunyam Saamyasamuccaye (if the sum is the same then the sum is zero).
- 6. Sankalana-vyavakalanabhyam (by addition& by subtraction).
- 7. Shesanyankena Charamena (The remainders by the last digit).
- 8. Paraavartya Yojayet (Transposeing & adjust).
- 9. Puranapuranabyham (it is the completion / Non-completion).
- 10. Gunitasamuchyah (The POS is equal to the SOP).
- 11. Nikhilam Navatashcaramam Dashatah (All from nine & last from ten).
- 12. Ekanyunena Purvena (By one < the before one).
- 13. Gunakasamuchyah (all The factors of the sum = sum of the factors).
- 14. Chalana Kalanabyham (Differences & Similarities).
- 15. Ekadhikina Purvena (By one higher than the before one).
- 16. (Anurupye) Shunyamanyat (If one thing in ratio, the other should be zero).

3.1.1 Urdhva-Tiryakbhyam Sutra:-

The Vedic multiplier is mainly depends on Urdhva Tiryakbhyam sutra from the Vedic mathematics. This sutra is also called (vertical and crosswise) sutra. This sutra is basically used for the multiplication of two decimal numbers. And this method used for binary numbers also. The process of vertical and crosswise algorithm is firstly the least significant bits(a0,b0) are multiplicand which gives the least significant bit of the end product(Vertical).Carry will add to the second multiplicand. In second step a0, b1 act as crosswise multiplicand and a1, b0 act as vertical multiplicand. Here also carry will add to the inext step of the algorithm. This process is going on till we get the final product.




Fig.3.1. Vertical and crosswise algorithm




Fig.3.2 Example for the vertical and crosswise algorithm

By using half adder and full adder we can add the partial product terms. The Basic gate-level architecture of Vedic Multiplier

3.1.2 Vedic 2x2 bit Multiplier:-

In the 2bit Vedic Multiplier let us take two bit numbers y and z; here y is (a1, a0) and z is (b1, b0). In this multiplication firstly the LSB bit is multiplied and it gives the LSB of the final product in vertical. And multiplicand is multiplied with the highest bit of the multiplier and that can be included with the result of least significant of multiplier and the coming bit of multiplier of crosswise. This process we can do until get the final product of the multiplier.

Sum = a0b0; Carry1sum1 = (a1b0 + a0b1); Carry2sum2 = (c1 + a1b1)

The final product will be P= (carry2.sum1.sum0).




Fig.3.3 2bit Vedic multiplication method




Fig.3.4. Block diagram of 2bit Vedic multiplier

3.1.3 Vedic 4bit Multiplier:-

In the 4bit Vedic multiplier let us take two bit numbers y and z; here y is (a_3, a_2, a_1, a_0) and z is (b_3, b_2, b_1, b_0) . In this multiplication firstly the LSB bit is multiplied and it gives the LSB of the final product in vertical. And multiplicand is multiplied with the highest bit of the multiplier and that can be included with the result of least significant of multiplier and the coming bit of multiplier of crosswise. This process we can do until get the final product of the multiplier.

The final product will be $P=(p_7, p_6, p_5, p_4, p_3, p_2, p_1, p_0)$





Fig.3.5. Block diagram of 4bit Vedic multiplier

3.1.4 Vedic 8x8 multiplier:-

In the 4bit Vedic multiplier let us take two bit numbers y and z; here y is $(a_7, a_6, a_5, a_4, a_3, a_2, a_1, a_0)$ and z is $(b_7, b_6, b_5, b_4, b_3, b_2, b_1, b_0)$. In this multiplication firstly the LSB bit is multiplied and it gives the LSB of the final product in vertical. And multiplicand is multiplied with the highest bit of the multiplier and that can be included with the result of least significant of multiplier and the coming bit of multiplier of crosswise. This process we can do until get the final product of the multiplier.



The final product will be $P = (p_{15}, p_{14}, p_{13}, p_{12}, p_{11}, p_{10}, p_9, p_8, p_7, p_6, p_5, p_4, p_3, p_2, p_1, p_0)$

Fig.3.6. Block diagram of 8bit Vedic multiplier

3.2 WALLACE-TREE MULTIPLIER

A Wallace tree multiplier is unique and one of the best method to design a digital circuit that multiplies two digital numbers. Wallace tree multiplier is based on Wallace tree algorithm. In 1964 Australian scientist ChirsWallace introduced this Wallace tree algorithm. Wallace tree multiplier is basically done by three steps.

- Step1 is Generating of partial products,
- Step2 is grouping and reducing a partial product,
- Step3 is Final addition.




Fig.3.7. Wallace- Tree algorithm

3.2.1 Wallace tree 4x4 bit multiplier:-

The Wallace tree algorithm is the three single bit signals are added by the full-adder and output sum is given to the following stage fulladder of same bit and the output carry is given to the following stage fulladder of a one bit higher position. In 4x4 multiplier, lets taken multiplicand as a (a_3 , a_2 , a_1 , a_0), and multiplier as b (b_3 , b_2 , b_1 , b_0). The Final output (multiplication) is P= (y_7 , y_6 , y_5 , y_4 , y_3 , y_2 , y_1 , y_0).




Fig.3.8. 4bit Wallace tree algorithm




Fig.3.9. Block diagram of 4bit Wallace tree multiplier

After generation of partial products, we will do the grouping and reduction. The grouping of partial products and they are adding by using full adder and half adder. We can continue the process until we get the result $P = (q_7, q_6, q_5, q_4, q_3, q_2, q_1, q_0)$.

3.2.2 Wallace tree 8x8 bit multiplier:-

The Wallace tree algorithm is the three single bit signals are added by the full-adder and output sum is given to the following stage fulladder of same bit and the output carry is given to the following stage fulladder of a one bit higher position. In 8x8 multiplier, lets taken multiplicand as a (a₇, a₆, a₅, a₄, a₃, a₂, a₁, a₀), and multiplier as b (b₇, b₆, b₅, b₄, b₃, b₂, b₁, b₀). The Final output (multiplication) is $P = (p_{15}, p_{14}, p_{13}, p_{12}, p_{11}, p_{10}, p_9, p_8, p_7, p_6, p_5, p_4, p_3, p_2, p_1, p_0).$





Fig.3.10. Block diagram of 8bit Wallace tree multiplier

3.3 BAUGH WOOLEY MULTIPLIER

This was proposed by Baugh and Wooley which is the method for direct 2's complement Array multiplication. The indications of all summands are positive this is the main advantage of this method, therefore permitting the array to be developed completely with the normal full adders.



For unsigned numbers

For signed numbers

This uniform structure is exceptionally attractive for VLSI. Baugh-Wooley Multiplier is utilized for the both signed unsigned numbers. The Signed Number operands which are spoken to in 2's complemented form. Incomplete Products are balanced with the end step that negative sign move to last stride, which thusly augment the consistency of the multiplication exhibit. Baugh-Wooley Multiplier works on signed operands with 2's complement representation to ensure that the indications of every fractional are positive.

3.3.1 Baugh wooley 4x4 multiplier:- In the 4bit multiplier The Signed Number operands which are spoken to in 2's complemented form. Incomplete Products are balanced with the end step that negative sign move to last stride, which thusly augment the consistency of the multiplication exhibit. Baugh-Wooley Multiplier works on signed operands with 2's complement representation to ensure that the indications of every fractional are positive.




Fig.3.11. Architecture of 4bit baugh wooley multiplier

3.3.2 Baugh Wooley 5x5 Multiplier:




Fig.3.12. 5x5 bit Baugh-Wooley 2's complement multiplier

0 1 1 0 1 -13 X 1 1 0 1 1 -5
X 110115 X
0 1 1 0 1
0 1 1 0 1
0 0 0 0 0 0
0 0 1 1 0 1 0 0 1
10010 001
0 0 1
+1 1 +1
1 1 1 0 1 1 1 1 1 1 -65 1 1 1 0
0 1 1 0 1 -13
X 00101-5 X
0 1 1 0 1
0 0 0 0 0
0 1 1 0 1 1
0 0 0 0 0 0 1 0 0
0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 1 1
0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 1 1 1 0 0 0
0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 1 1

Fig.3.13. Example of the Baugh-wooley multiplier

3.3.3 Baugh wooley 8x8 multiplier :-

In the 8x8 bit multiplier The Signed Number operands which are spoken to in 2's complemented form. Incomplete Products are balanced with the end step that negative sign move to last stride, which thusly augment the consistency of the multiplication exhibit. Baugh-Wooley Multiplier works on signed operands with 2's complement representation to ensure that the indications of every fractional are positive.




Fig.3.14. Architecture of 8bit baugh wooley multiplier

CHAPTER 4

OBJECTIVE AND SCOPE OF STUDY

4.1 Objective of the study:-

- To design 4,8-bit Vedic multiplier, Wallace tree multiplier, Baugh wooley multiplier.
- To design Verilog code i.e., main module and test bench for all the three multipliers.
- To implement the code in Xilinx and Cadence NCsim and generate the waveform and RTL on different technologies.
- To analysis the Timing, Area, Power on 45nm, 90nm, 180nm technologies.
- To compare the different parameters for different technologies.

4.2 Tools/ Software are used:

Xilinx, Cadence NCsim

4.3 Technologies used:

45nm, 90nm, 180nm.

4.4 Scope of the study:-

In the digital world, Multipliers are the most important components of the central processing unit. Multipliers are required in Athematic and logical unit (ALU)s. For the calculating memory address and the floating point calculation in the multiplication. Multipliers are also very important components in the digital signal processing (DSP), microprocessors. As day by day, digitalization is increasing in every application, so that the speed of the processors is increasing. So, to fulfil the demand of digitalization we need adders which provide us accurate outputs with very less consumption of the constraints given below.

The speed and the accurate results of a digital system are mostly influenced by the operation of respective multipliers. The main constrain for the designing of multiplier are the area, power, speed, time delay.

So, multipliers with optimized area, power efficient i.e., consumes very much less power, high speed and also performing the operation using the less number of cells.

CHAPTER 5

RESEARCH METHODOLOGY

5.1 PROBLEM FORMULATION:

As day by day digitalization is increasing in every application and so that the speed of processors are increasing. So, to fulfil the demand of digitalization we need multipliers which provide us accurate outputs with very less consumption of the constraints given below.

The speed and the accurate results of a digital system are mostly influenced by the operation of respective multipliers. The main constrain for the designing of multiplier are the area, power, speed, time delay.

5.2 DESIGN APPROACH:

For designing fast multipliers, extensive literature survey was done. To implement them we need Verilog code i.e., main module and test bench. After getting the module for respective multiplier we tried to simulate the module in Xilinx and cadence NCsim tool, at this time we get the simulation result for different input combination. For synthesis of delay and power we use fast.lib and slow.lib where we check the delay and power at 45nm, 90nm, 180nm technologies. So, finally our main aim is to compare these techniques at the different technologies.

CHAPTER 6

RESULTS AND DISCUSSION

Simulation and Synthesis Results of Multipliers: -

6.1 VEDIC MULTIPLIERS:-

6.1.1 Vedic 4bit Multiplier:-

Vedic multiplier has been implemented in Xilinx and NC simulation using gate level modelling for verification we have taken the results and verified with industry standard cadence tools.




Fig.6.1. 4bit Vedic multiplier




Fig.6.2.RTL View of 4bit Vedic Multiplier

Milinx - ISE - C:\Xilinx92i\vedicmul\vedicmul	dicmul.ise - [Simulation	0						
🔤 File Edit View Project Source Proe	cess Test Bench Simu	ulation V	Vindow Help					
🗋 🆻 🗑 🕼 🖕 🗶 🖻 🕅 🗙	🛯 🕲 🔛 🖉	PX>	< 🔎 🖻 🔊 🛼 🖷	8 🗆 🗁 🛛 🎤	N? 00 🐼	~	📑 🗃 🕢	
🗠 🗠 🕆 🚔 👘 🐴 🔚 🛯 🖌	▶ _▶ X 1000	ns 🗸	[← ▶ Ξ ≌ Ξ	2 1 14 74 74	× 🕛 💥			
Sources ×						7	.5	
Sources for: Behavioral Simulation	Current Simulation Time: 16 ns		n		4		8	
vedicmul					Ĭ	1	Ĭ	1
E I xa95'xl-** ⊕ V vedicmul (vedicmul.v)	👌 p0	1						
vedicmult (vedicmul.v)	🔊 p1	1						
	👌 p2	0						
🕫 Sources 🕋 Snapshots 👔 Libraries	👌 рЗ	1			-			
	👌 p4	1]			
Processes ×	👌 p5	0				_		
e vedicmultb - vedicmultb	👌 p6	0						
	31 p7	0						
-alp1	🔊 a0	1						
<mark>∂∏</mark> p2	🔊 a1	0				1		
<mark>&II</mark> p3	🔊 a2	0			_			
	<mark>∂.</mark>] a3	1	L		1			
	31 b0	1						
	31 b1	1						
	∂ ∎ b2	0						
<mark>}]</mark> a1	31 b3	0						
	Q							
< a state and a state and a state a st								
"⊈" Processes Sim Hierarchy - ve		< >						
	Simulation V	redicmul.v						
× Stopped at time : 16.000 Stopped at line=88 file					: 88			
Console 🔞 Errors 🔥 Warnin	ngs 🔃 Tcl Shell	祸 Find ir	Files 🔤 Sim Console	- vedicmultb				

Fig.6.3. Output waveform of 4bit Vedic multiplier.

6.1.2 Power Synthesis Result for 4bit vedic multiplier:

For the synthesis, here we are using fast.lib and slow.lib at supply voltage = 1.8 V for 180nm technology, supply voltage = 1.1 V for 90nm technology and supply voltage = 1.3 V for 45nm technology. As to these supply voltages the results for fast.lib and slow.lib are shown below:

A. Using 45nm Technology

Fast.lib

Slow.lib

Generat 14.10-p(Encounter	(R) RTL Compiler	RC14.	Genera v14.10-p		:	Encounte	r(R) RTL Compiler	RC14
Generat Module Technol	logy li ng cor	brary: ditions:	vedicmul gpdk045wo	lanced_tree)		Genera Module Techno	ted on : logy 1: ing co: ad mode	ibrary: nditions:	vedicmul gpdk045b	lanced_tree)	
Instance	Cells	Leakage Power (nW)	Dynamic Power(nW)	Total Power(nW)		Instance	Cells	Leakage Power (nW)	Dynamic Power (nW)	Total Power(nW)	
vedicmul	31	11.700	6209.750	6221.449		vedicmul	31	3.800	4310.416	4314.216	
f1	1	0.675	385.150	385.826		h1	1	0.181	107.884	108.065	
£2	1	0.675	370.834	371.509		h2	1	0.181	195.243	195.424	
£3	1	0.675	435.141	435.817		h3	1	0.181	115.094	115.275	
£4	1	0.675	404.882	405.557		h4	1	0.181	365.864	366.045	
£5	1	0.675	290.618	291.293		h5	1	0.181	199.502	199.683	
£6	1	0.675	290.805	291.481		h6	1	0.181	137.084	137.265	
£7	1	0.675	263.773	264.448		h7	1	0.181	125.553	125.734	
h1	1	0.566	162.398	162.964		f1	1	0.168	248.108	248.276	
h2	1	0.566	299.183	299.750		£2	1	0.168	236.909	237.077	
h3	1	0.566	175.679	176.245		£3	1	0.168	281.651	281.819	
h4	1	0.566	569.044	569.610		£4	1	0.168	260.367	260.535	
h5	1	0.566	309.255	309.821		£5	1	0.168	187.858	188.025	
h6	1	0.566	212.696	213.262		f6	1	0.168	186.714	186.882	
h7	1	0.566	191.645	192.211		£7	1	0.168	172.713	172.881	

Power synthesis report for 4bit Vedic multiplier using 45nm

A. Using 90nm Technology

Fast.lib

Slow.lib

					:				
Generat v14.10-p	-	:	Encounte	r(R) RTL Compil	Genera v14.10-p		:	Encounte	r(R) RTL Compi
Genera	_	:	Apr 26 20	017 02:14:37 p				Apr 26 2	017 02:20:27
Module			vedicmul		Module	:		vedicmul	•
Techno	logy 1:	ibrary:	fast		Techno	logy 1:	ibrary:	slow	
Operat:	ing com	nditions:	fast (ba	lanced tree)	Operat	ing com	nditions:	slow (ba	lanced tree)
Wirelow	ad mode	e:	enclosed	_	Wirelo	ad mode	e:	enclosed	
Area m	ode:		timing 1:	ibrary	Area m	ode:		timing 1:	ibrary
					:				
									_
			Dynamic				Leakage	Dynamic	Total
Instance	Cells	Power(nW)	Power(nW)	Power(nW)	Instance	Cells	Power(nW)	Power(nW)	Power(nW)
vedicmul	31	2824.956	13307.630	16132.585	vedicmul	31	1674.854	9125.697	10800.550
h1	1	156.633	273.534	430.167	h1	1	86.962	187.693	274.655
h2	1	156.633	520.424	677.057	h2	1	86.962	353.190	440.152
h3	1	156.633	304.779	461.412	h3	1	86.962	205.198	292.160
h4	1	156.633	971.059	1127.692	h4	1		638.454	725.416
h5	1	156.633	529.214	685.847	h5	1			451.099
h6	1	156.633	378.375	535.008	h6	1			
h7	1	156.633	332.486	489.119	h7	1			
f1	1	135.794	961.382	1097.176	f1	1	84.476		
£2	1	135.794	931.512	1067.306	£2	1			
£3	1	135.794	1099.565	1235.359	£3	1			
£4	1	135.794	1018.499	1154.293	£4	1			
£5	1	135.794	820.913	956.707	£5	1			
£6	1	135.794	794.667	930.461	f6	1			
£7	1	124.380	563.297	687.677	£7	1	84.476	504.505	588.981

Power synthesis report for 4bitVedic multiplier using 90nm

A. Using 180nm Technology:

Fast.lib:

Slow.lib:

v14.10-p0 Generat Module: Technol Operati Wireloa	Generated by: r14.10-p008_1 Generated on: Module: Technology library: Operating conditions: Wireload mode: Area mode: Leakage		Apr 26 20 vedicmul tsmc18 1.	lanced_tree)		008_1 ted on: : logy 1: ing con ad mode	: ibrary: iditions:	Apr 26 20 vedicmul tsmc18 1	lanced_tree)
Instance	Cells	-	Dynamic Power (nW)	Total Power(nW)	Instance	Cells	Leakage Power (nW)	-	
vedicmul	31	34.701	87580.807	87615.507	vedicmul	31	46.736	53312.084	53358.821
f1	1	2.599	9423.383	9425.982	f1	1	3.917	5600.860	5604.778
£2	1	2.599	7932.467	7935.066	£2	1	3.917	4708.317	4712.235
£3	1	2.599	9979.254	9981.853	£3	1	3.917	5944.980	5948.898
£4	1	2.599	8210.789	8213.388	£4	1	3.917	4857.896	4861.813
£5	1	2.599	10685.763	10688.362	£5	1	3.917	6024.391	6028.308
£6	1	2.599	5569.734	5572.333	£6	1	3.917	3237.763	3241.680
£7	1	2.589	4336.837	4339.425	£7	1	3.917	3092.374	3096.292
h1	1	1.223	2066.203	2067.426	h1	1	1.424	1307.534	1308.958
h2	1	1.223	2644.996	2646.218	h2	1	1.424	1655.269	1656.693
h3	1	1.223	1878.028	1879.251	h3	1	1.424	1166.958	1168.381
h4	1	1.223	4109.921	4111.143	h4	1	1.424	2578.952	2580.376
h5	1	1.223	2198.793	2200.016	h5	1	1.424	1353.190	1354.613
h6	1	1.223	1493.389	1494.612	h6	1	1.424	939.853	941.277
h7	1	1.223	2048.758	2049.981	h7	1	1,424	1273.045	1274.468

Power synthesis report for 4bit Vedic multiplier using 180nm

6.1.3 Delay and Timing Synthesis Results of 4bit vedic multiplier:

Same as in case of power synthesis, here we are using here we are using fast.lib and slow.lib at supply voltage = 1.8 V for 180nm technology, supply voltage = 1.1 V for 90nm technology and supply voltage = 1.3 V for 45nm technology. As to these supply voltages the results for fast.lib and slow.lib are shown below:

A. Using 45nm Technology

Fast.lib

Slow.lib

	08_1 ed on: ogy library ng conditic d mode:	A v ons: f e	pr 26 edicm pdk045 ast (k nclose	2017 11 Swc Dalanc	02:12	:ompiler R(::50 pm :e)	Gene v14.10 Gene Modu Tech Oper Wire	rated by: -p008_1 rated on: le: nology librar; ating conditi load mode: mode:	/: 0 013: 8	apr 26 Vedicm Mpdk04	2017 ul 5bc balanced	02:18	Compiler 8:54 pm se)	RC14
Pin	Туре	Fanout		Slew (ps)	-	Arrival (ps)	Pin	Туре	Fanout			Delay (ps)	Arrival (ps)	
0	in port	4	2.8	0	+0	0 R	 ь0	in port		2.4	0	+0	0	 P
107/A					+0	0	q107/A					+0	-	
107/Y	AND2XL	1	2.7	37	+37	37 R	g107/Y		1	2.5	54	+136	136	R
2/p							f2/p							
g57/A					+0	37	q57/	A				+0	136	
g57/S 2/sum	ADDFXL	1	2.0	35	+92	130 F	g57/	S ADDFXL	1	1.8	91	+308	444	F
2/sum 4/rin							f2/sum							
a57/CI					+0	130	f4/rin							
a22/2	ADDFXL	1	1.7	32	+89	219 R	g57/					+0	444	
4/sum	ADDEAD	-	±• /	52	105	215 K	g57/		1	1.6	80	+295	738	R
1/30111 7/ar							f4/sum							
q17/B					+0	219	h7/q	_						
q17/CO	ADDHX1	1	2.0	23	+41	260 R	g17/			1 0		+0	738 876	-
7/carry							g17/ h7/car		-	1.8	55	+138	876	ĸ
5/p							f5/p	ту						
457/CT					+0	260	13/p	~~				+0	876	

Timing Synthesis Report for 4bit Vedic multiplier using 45nm

A. Using 90nm Technology

Fast.lib

Slow.lib

Generate Module: Technole Operation Wireload	Technology library: fast Operating conditions: fast (balanced_tree) Wireload mode: enclosed Area mode: timing library Pin Type Fanout Load Slew Delay Arrival			RC14.1		08_1 ed on: ogy library ng conditio d mode:	A v : s ns: s e	pr 26 edicm low	2017 ul baland	02:20	Compiler 0:27 pm se)	RC14.				
Pin	Туре	Fano			Slew (ps)	Delay (ps)	Arrival (ps)		Pin	Туре	Fanout		Slew (ps)		Arrival (ps)	
0	in port		4	7.6	0	+0	0	F	ь0	in port	4	7.2	0	+0	0	R
107/A						+0	0	_	g107/A					+0	0	
107/Y 2/p	AND2X1		1	6.6	18	+32	32	F'	g107/Y f2/p	AND2X1	1	6.2	81	+151		
g63/B						+0	32	_	g63/B					+0	151	
g63/S 2/sum 4/rin	ADDFX1		1	5.1	26	+112	144	R	g63/S f2/sum f4/rin	ADDFX1	1	4.9	100	+381	532	F
a63/CI						+0	144		a63/CI					+0	532	
g63/S E4/sum 17/q	ADDFX1		1	4.7	27	+92	236	F	g63/S g63/S f4/sum h7/g	ADDFX1	1	4.4	95	+405	937	
q17/B						+0	236		g17/B					+0	937	
g17/CO 17/carry 5/p	ADDHXL		1	5.1	20	+36	273	F	g17/CO h7/carry f5/p	ADDHXL	1	4.9	95	+161	1098	
~63/CT						+0	273		263/CT					+0	1098	

Fig.6.8. Timing Synthesis Report for 4bit Vedic multiplier using 90nm

A. Using 180nm Technology:

Fast.lib

Slow.lib

Generated by: r14.10-p008_1 Generated on: Module: Technology library: Operating conditions: Wireload mode: Area mode: Pin Type Fan		7: ons:	Apr 26 2017 02:16:03 pm vedicmul tsmc18 1.0		v14.10-p0 Generate Module: Technole	08_1 ed on: ogy library ng conditio d mode:	Aj v : t ns: s e	pr 26 edicm smc18	2017 11 1.0 paland	02:2: ced_tre	Compiler 1:51 pm Be)	RC14				
Pin	Туре	Fanou	ıt		Slew (ps)		Arrival (ps)		Pin	Туре	Fanout		Slew (ps)		Arrival (ps)	
0	in port		4	8.4	0	+0	-	R	b0	in port	4	8.0	0	-	-	R
104/B 104/Y 1/p	AND2X1		1	7.0	69	+0 +86	0 86		g104/B g104/Y f1/p	AND2X1	1	6.8	139	+0 +192	0 192	
g63/B g63/CO 1/carry 4/g	ADDFX2		1	7.2	63	+0 +258	86 344		g63/B g63/CO f1/carry f4/g	ADDFX2	1	6.9	126	+0 +581	192 773	
q63/A						+0	344		g63/A					+0	773	
g63/S 4/sum 7/q	ADDFX2		1	6.1	69	+202	546	F	g63/S f4/sum h7/g	ADDFX2	1	5.9	149	+520	1293	F
q17/B						+0	546		g17/B					+0	1293	
g17/CO 7/carry 5/p	ADDHXL		1	6.5	51	+90	637	F	g17/CO h7/carry f5/p	ADDHXL	1	6.2	99	+201	1494	F
						+0	637		a63/CT					+0	1494	

Timing Synthesis Report for 4bit Vedic multiplier using 180nm

6.1.4 Vedic 8bit Multiplier:-

Vedic multiplier has been implemented in Xilinx and NC simulation using gate level modelling for verification we have taken the results and verified with industry standard cadence tools.




Fig.6.4. 8bit Vedic multiplier




Fig.6.5. RTL view of 8bit vedic multiplier

Xilinx - ISE - C:\Xilinx92i\8bitvedic\8bi	tvedic.ise - [Simulation]								
File Edit View Project Source Program	cess Test Bench Simulat	ion Wind	ow Help						
🗅 🖻 🗐 🥔 🎽 🗎 🕯 🗙	🖄 🍘 📝 🗍 🗩 🔎	XXX	0 🖸 🔊 🚰	e o 🖻 🛛	P 😽 🕅 🕅	X		- 📝 🖉 🗟 🕴	9 IL R. X. X. I.
II + → I I I I I I I I I A % %	≫ ⊕ X セ セ	1 📥 🖞	h 🐴 🖸 🗏 🍇	▶ ¥ 1000	v ns 🗸	2 📐 🎗	• ⊳ ⊲ n	i 🗣 🖾 🗃 🖊	. 🛦 🛛 🖾 🖻 🖻
Sources	×					5.0			
- vedic8bit	Current Simulation					Т			
i-f1	Time: 16 ns	0			4		1	8	1
	<mark>សា</mark> p10	1		1			1	1	
	31 p11	0				_			
i⊫-f12	31 p12	0							
⊕-f13 ⊕-f14		-		1		_			
	<mark>∂]</mark> p13	1							
	🔊 p14	0							
	🔥 p15	0							
📭 Source 📸 Snapshc 🜓 Librarie 📭 Desig		0							
	🐪 👌 p1	0							
Processes	× 31 p2	1				_	1		
No flow available.	31 p3	0				-			
	ðil p4	0				-			
	∂ ∏ p5	1		[_	7		
	-	cmultb/p4]		_			
	· · · · ·					_			
	SII p7	1							
	All n8	< >	<	1			1		
Processes In Hierarchy - ve	di	Simulation	vedic8bit.ngr						
×	Design Obj Top Level								Properties No object is sele
Name	Ty	/pe				Name			Value
···· vedic8bit	Ins	tance							

Fig.6.6. Output waveforms of the 8bit vedic multiplier

6.1.5 Power Synthesis Result of 8bit vedic multiplier:

For the synthesis, here we are using fast.lib and slow.lib at supply voltage = 1.8 V for 180nm technology, supply voltage = 1.1 V for 90nm technology and supply voltage = 1.3 V for 45nm technology. As to these supply voltages the results for fast.lib and slow.lib are shown below:

B. Using 45nm Technology

Fast.lib

Slow.lib

Generate 14.10-p00 Generate Module: Technolo Operatin Wireload Area mod	08_1 ed on: ogy lik ng cond d mode:	ditions:	Apr 27 20: vedic8bit gpdk045wc	<pre>(R) RTL Compile 17 12:19:44 pm anced_tree) prary</pre>	Generate v14.10-p00 Generate Module: Technolo Operatin Wireload Area mod	08_1 ed on: ogy lik ng cond d mode:	ditions:	Apr 26 20: vedic8bit gpdk045bc	<pre>(R) RTL Compile 17 02:27:17 pm anced_tree) orary</pre>
Instance	Cells		Dynamic Power (nW)	Total Power(nW)	Instance	Cells	Leakage Power (nW)	Dynamic Power (nW)	Total Power(nW)
edic8bit	143		42964.179		vedic8bit	142	19.074	28895.786	28914.861
£43	1	0.816			£43	1	0.302	236.035	236.337
f1	1	0.675	425.461	426.136	h1	1	0.181	119.375	119.557
£10	1	0.675			h10	1	0.181	180.118	180.299
f11	1	0.675			h11	1	0.181	82.054	82.235
f12	1	0.675			h12	1	0.181	188.026	188.207
£13	1	0.675			h13	1	0.181	355.741	355.922
£14	1	0.675	517.731		h14	1	0.181	392.985	393.166
£15	1	0.675	518.825		h15	1	0.181	223.869	224.050
£16	1	0.675	569.733		h16	1	0.181	165.312	165.493
£17	1	0.675	542.700	543.375	h17	1	0.181	71.583	71.764
f18	1	0.675	599.172		h18	1	0.181	240.322	240.503
£19	1	0.675			h19	1	0.181	481.129	481.310
f2	1	0.675			h2	1	0.181	135.961	136.142
£20	1	0.675	455.213		h20	1	0.181	392.395	392.577
£21	1	0.675	497.960	498.635	h21	1	0.181	286.321	286.502
£22	1	0 675	747 192	747 867	h22	1	0 1 8 1	201 971	302 152

Power synthesis report for 8bit Vedic multiplier using 45nm

B. Using 90nm Technology

Fast.lib

Slow.lib

Generate Module: Technolo Operatir Wireload	Technology library: Operating conditions: Wireload mode: Area mode:		Apr 26 201 vedic8bit fast	<pre>(R) RTL Compiler RC .7 02:24:17 pm unced_tree) orary</pre>	Generat v14.10-p0 Generat Module: Technol Operati: Wireloa Area mo	08_1 ed on: ogy lik ng cond d mode:	ditions:	Apr 26 20: vedic8bit slow	anced_tree)
Instance	Cells		Dynamic Power (nW)	Total Power(nW)	Instance	Cells		Dynamic Power (nW)	Total Power(nW)
vedic8bit	145	14018.989	95959.430	109978.418	vedic8bit	145	8278.355	63679.433	71957.789
£43	3	184.533	871.067	1055.600	£43	3	88.570	375.262	463.832
h1	1	156.633	309.320	465.953	h1	1	86.962	211.300	298.262
h10	1	156.633	485.713	642.346	h10	1	86.962	326.338	413.300
h11	1	156.633	218.284	374.917	h11	1	86.962	146.970	233.932
h12	1	156.633	498.289	654.922	h12	1	86.962	335.150	422.112
h13	1	156.633	967.862	1124.495	h13	1	86.962	650.022	736.984
h14	1	156.633	1058.813	1215.446	h14	1	86.962	711.660	798.622
h15	1	156.633	602.917	759.550	h15	1	86.962	405.430	492.392
h16	1	156.633	444.957	601.590	h16	1	86.962	299.129	386.091
h17	1	156.633	192.714	349.347	h17	1	86.962	129.509	216.471
h18	1	156.633	635.159	791.792	h18	1	86.962	428.146	515.108
h19	1	156.633	1254.183	1410.816	h19	1	86.962	842.115	929.077
h2	1	156.633	360.749	517.382	h2	1	86.962	245.253	332.215
h20	1	156.633	1057.301	1213.934	h20	1	86.962	710.685	797.647
h21	1	156.633	769.825	926.458	h21	1	86.962	517.658	604.620
h00	1	156 633	R12 42R	969 061	h22	1	86 962	546 078	633 040

Power synthesis report for 8bit Vedic multiplier using 90nm

B. Using 180nm Technology:

Fast.lib:

Slow.lib:

f1 f10 f11 f12 f13 f14 f15	11s 143 1 1		666806.988 10745.953 6773.107		Instance vedic8bit f1 f10	Cells 143 1		Dynamic Power(nW) 397763.519 6370.963	Power(nW) 398013.838
f1 f10 f11 f12 f13 f14 f15 f16 f17	1 1	2.599 2.599	10745.953 6773.107	10748.552	fl				
f10 f11 f12 f13 f14 f15 f16 f17	1	2.599	6773.107			1	3.917	6370.963	6374.881
f11 f12 f13 f14 f15 f16 f17	_			6775.706	£10				00,1.001
f12 f13 f14 f15 f16 f17	1	2 599			110	1	3.917	3989.082	
f13 f14 f15 f16 f17		2.333	8477.586	8480.185	f11	1	3.917		
f14 f15 f16 f17	1	2.599	8942.196	8944.795	f12	1	3.917		
f15 f16 f17	1	2.599	8084.556	8087.155	£13	1	3.917	4798.638	
f16 f17	1	2.599	9386.371	9388.970	£14	1	3.917	5534.066	
£17	1	2.599	9808.847	9811.446	f15	1	3.917	5792.835	
	1	2.599	11209.162	11211.761	f16	1	3.917		
£10	1	2.599	10837.896		£17	1	3.917	6393.686	
110	1	2.599			f18	1	3.917	6603.527	
£19	1	2.599	7017.446	7020.045	£19	1	3.917	4125.991	
£2	1	2.599	8926.259		£2	1	3.917	5291.699	
£20	1	2.599		10423.742	£20	1	3.917	6171.415	
	1	2.599	9473.401		f21	1	3.917		
f22	1	2.599	12776.773	12779.372	£22	1	3.917	7567.582	7571.500

Power synthesis report for 8bit Vedic multiplier using 180nm

6.1.6 Delay and Timing Synthesis Results:

Same as in case of power synthesis, here we are using here we are using fast.lib and slow.lib at supply voltage = 1.8 V for 180nm technology, supply voltage = 1.1 V for 90nm technology and supply voltage = 1.3 V for 45nm technology. As to these supply voltages the results for fast.lib and slow.lib are shown below:

B. Using 45nm Technology

Fast.lib

Slow.lib

	08_1 ed on: ogy librar; ng conditio d mode:	y: g ons: f	pr 27 edic8 pdk04	2017 bit bwc balance	12:1	Compiler 9:43 pm se)	RC1	v14.10-p0 Generate Module: Technolo	08_1 ed on: ogy library ng conditio d mode:	A v i g ns: s e	pr 26 edic8k pdk045	2017 bit bbc balance	02:2	Compiler 7:17 pm Be)	RC1
Pin	Туре	Fanout			Delay (ps)	Arrival (ps)		Pin	Туре	Fanout			Delay (ps)	Arrival (ps)	
b1	in port	٤	5.6	0	+0	0	R	b1	in port	8	4.8	0	+0	0	R
g430/A					+0	0		g430/A					+0	0	
g430/Y £6/p	AND2XL	1	2.7	37	+37	37	R	g430/Y f6/p	AND2X2	1	2.5	54	+136	136	R
g57/A					+0	37		g57/A					+0	136	
g57/S E6/sum E16/a	ADDFXL	1	2.0	35	+92	130	F	g57/S f6/sum f16/g	ADDFXL	1	1.8	91	+308	444	F
a57/CI					+0	130		q57/CI					+0	444	
g57/S E16/sum E24/g	ADDFXL	1	2.0	36	+91	220	R	g57/s f16/sum f24/g	ADDFXL	1	1.8	85	+297	741	R
a57/CI					+0	220		q57/CI					+0	741	
g57/S 24/sum 30/g	ADDFXL	1	2.0	35	+88	308	F	g57/S f24/sum f30/g	ADDFXL	1	1.8	92	+292	1033	F
a57/ct					+0	308		a57/ct					+0	1033	

Timing Synthesis Report for 8bit Vedic multiplier using 45nm

B. Using 90nm Technology

Fast.lib

Slow.lib

714.10-p0 Generat Module: Technolo Operation Wireload	Technology library: fast operating conditions: fast (balanced_tree) Wireload mode: enclosed Area mode: timing library					RC14.10		08_1 ed on: ogy library ng conditio d mode:	Ap ve ns: si en	or 26 edic8k low low (k hclose	2017 Dit	02:2	Compiler 8:16 pm ee)	RC14.1	
Pin	Туре	Fanout		Slew (ps)	Delay (ps)	Arrival (ps)		Pin	Туре	Fanout		Slew (ps)	Delay (ps)	Arrival (ps)	
 o1	in port	8	15.2	0	+0	0	F	b1	in port	8	14.4	0	+0	-	F
430/A					+0	0		g430/A					+0		
9430/Y E6/p	AND2X1	1	6.6	18	+32	32	F	g430/Y f6/p	AND2X1	1	6.2	62	+106		
q63/B					+0	32		g63/B					+0	106	
g63/S E6/sum	ADDFX1	1	5.1	26	+112	144	R	g63/S f6/sum f16/g	ADDFX1	1	4.9	99	+414	520	R
E16/q								q63/CI					+0	520	
g63/CI g63/S E16/sum	ADDFX1	1	5.1	28	+0 +93	144 237	F	g63/S f16/sum f24/g	ADDFX1	1	4.9	100	+374		
E24/q								q63/CI					+0	894	
g63/CI g63/S 24/sum	ADDFX1	1	5.1	26	+0 +110	237 347	R	g63/S f24/sum	ADDFX1	1	4.9	99	+409	1303	R
30/g								f30/q					+0	1202	

Timing Synthesis Report for 8bit Vedic multiplier using 90nm

B. Using 180nm Technology:

Fast.lib

Slow.lib

Module: Technolo Operatin Wireload	Generated on: Module: Technology library: Operating conditions: Wireload mode: Area mode:		ic8bit :18 1 t (bal losed	t .0 Lanced		-		Generated b v14.10-p008_1 Generated o Module: Technology Operating c Wireload mo Area mode:	n: library: onditions:	Apr vedi tsmo slov enci	26 20 ic8bit :18 1. w (bal losed	017 (t .0 lanced	02:29:	-	
Pin	Туре	Fanout		Slew (ps)	-	Arrival (ps)		Pin	Туре	Fanout		Slew (ps)	Delay (ps)	Arrival (ps)	
b2	in port	8	16.8	0	+0	0	R		n port	8	16.0	0	+0	0	R
g447/B g447/Y	AND2X1	1	7.0	69	+0 +86	0 86	ъ	g447/B					+0		
f1/p	ANDZAI	1	/.0	05	100	00	r	g447/Y A f1/p	ND2X1	1	6.8	139	+192	192	R
g63/B					+0	86		g63/B					+0	192	
g63/CO f1/carry f12/rin	ADDFX2	1	7.2	63	+258	344	R	g63/CO A f1/carry f12/rin	DDFX2	1	6.9	126	+581	773	R
g63/A					+0	344		g63/A					+0	773	
g63/CO f12/carry f21/rin	ADDFX2	1	7.2	63	+227	571	R	g63/CO A f12/carry f21/rin	DDFX2	1	6.9	126	+515	1288	R
g63/A					+0	571		g63/A					+0	1288	
g63/CO f21/carry f28/rin	ADDFX2	1	7.2	63	+227	798	R	g63/CO A f21/carry f28/rin	DDFX2	1	6.9	126	+515	1803	R

Timing Synthesis Report for 8bit Vedic multiplier using 180nm

6.2 WALLACE TREE MULTIPLIER

4bit Wallace tree

The multiplier has been designed in Xilinx and NCsim using gate level modelling for verification we have taken the results and verified with industry standard cadence tools.




Fig6.7. Wallace tree 4bit multiplier




Fig6.8. RTL View of Wallace tree 4bit multiplier

Xilinx - ISE - C:\Xilinx92i\wallacemul\	wallacemul.ise - [Simul	ation]			– 🗆 ×
🔤 File Edit View Project Source Pro	cess Test Bench Simi	ulation V	ndow Help		_ 8 ×
🗅 🆻 🗗 🖉 🖕 🗶 🖻 🖄 🗙	🖄 🖉 🕗 .	PXX	🔎 🖸 🚬 🕾 🗉 🗅 🎤 😽 🕺 🕷 🐱 💿 🖬 🖗 🕅	t 9t 9t 9t 🛛 💡	
↓ ► □ □ □ □ □ ▲ 34 34	× • × • ± ±	b † #	📭 📬 🖬 🚱 🕂 🏎 🕨 🔀 1000 🔍 ns 🗸		
Sources ×				17.6	
Sources for: Behavioral Simulation	Current Simulation		10	20	
🗠 🔄 wallacemul	Time: 25 ns	Ì		20	
⊡	ði p 0	1			^
wallacemul (wallacemul.v) wallacemutb (wallacemul.v)	👌 p1	1			
walacemuto (walacemuto)	31 p2	0			
📽 Sources 📸 Snapshots 🌓 Libraries	👌 p3	1			
	31 p4	1			
Processes ×	31 p5	0			
^	3 1 p6	0			
wallacemultb - wallacemultb	31 p7	0			
- <mark>31</mark> p1	31 a0	1			
	े <mark>ग</mark> a1	0			
	SI a2	0			
<mark>31</mark> 104	SIL a3	1			
	30 60	1			
<mark>31</mark> p6 <mark>31</mark> p7	30 b1	1			
	31 b2	0			
- Ma1	31 b3	0			
<mark>31</mark> a2	OII DO	0			
<mark>3]]</mark> a3 🗸 🗸 🗸					~
< >	< >	< >			>
CProcesses Sim Hierarchy - wa	wallacemul.v	Simulatio			
X Stopped at time : 25.000 Stopped at line=88 file %			i/wallacemul/wallacemul.v" Line 88 acemul/wallacemul.v		^
<	ings 🔂 Tcl Shell	祸 Find in	iles 🔤 Sim Console - wallacemultb		>

Fig.6.9. Output waveform of Wallace tree 4bit multiplier.

6.2.1 Power Synthesis Result:

For the synthesis, here we are using fast.lib and slow.lib at supply voltage = 1.8 V for 180nm technology, supply voltage = 1.1 V for 90nm technology and supply voltage = 1.3 V for 45nm technology. As to these supply voltages the results for fast.lib and slow.lib are shown below:

A. Using 45nm Technology

Fast.lib:

Slow.lib:

Generat v14.10-p0 Generat Module: Technol Operati Wireloa Area mo	08_1 ed on: .ogy li .ng cor .d mode	: ibrary: nditions:	Apr 26 20 baughmul gpdk045wo	lanced_tree)	v14.10- pm Gener Modul Techr Opera	ated on e: ology 1: ting co: oad mode	: ibrary: nditions:	Encounter (R) RTL Compi Apr 26 2017 02:05:34 baughmul gpdR045bc slow (balanced_tree) enclosed timing library		
Instance	Cells	Leakage Power(nW)	Dynamic Power (nW)	Total Power(nW)	Instanc	e Cells	Leakage Power (nW)	Dynamic Power (nW)	Total Power(nW)	
baughmul	31	13.218	7574.549	7587.767	baughmu	1 31	4.134	5129.400	5133.534	
£4	1	1.637	520.766	522.403	£4	1	0.514	328.359	328.873	
£10	1	0.675	419.436	420.111	£1	1	0.181	127.713	127.895	
f11	1	0.675		463.010	£2	1	0.181	236.195	236.376	
£12	1	0.675		454.367	£3	1	0.181	211.363	211.544	
£13	1	0.675			£10	1	0.168	269.337	269.505	
£14	1	0.675		490.098	£11	1	0.168	297.801	297.969	
£5	1	0.675	409.588	410.263	£12	1	0.168	292.643	292.811	
£6	1	0.675		282.847	£13	1	0.168	255.196	255.364	
£7	1	0.675	393.278	393.953	£14	1	0.168	315.774	315.942	
£8	1	0.675	423.214	423.889	£5	1	0.168	259.857	260.025	
£9	1	0.675		271.321	£6	1	0.168	179.828	179.996	
f1	1	0.566		194.207	£7	1	0.168	249.436	249.604	
£2	1	0.566		367.038	£8	1	0.168	270.080	270.248	
£3	1	0.566		329.732	£9	1	0.168	172.850	173.018	
£15	1	0.367	279.575	279.942	£15	1	0.111	184.538	184.650	

Power synthesis report for 4bit Wallace tree multiplier using 45nm

A. Using 90nm Technology

Fast.lib

Slow.lib

					: <u></u>				
Generat v14.10-p0		:	Encounte:	r(R) RTL Compile:	Genera v14.10-p		:	Encounte	r(R) RTL Compile
Generat	edon		Apr 26 20	017 02:01:37 pm		_		Apr 26 2	017 02:08:22 p
Module:			baughmul		Module			baughmul	<u>-</u>
Technol	ogy li	ibrary:	fast		Techno	logy 1	ibrary:	slow	
		nditions:		lanced_tree)	Operat	ing co	nditions:	slow (ba	lanced tree)
Wireloa		e:	enclosed		Wirelo	ad mod	e:	enclosed	-
Area mo	de:		timing 1:	ibrary	Area m	ode:		timing 1:	ibrary
		Leakage	Dynamic	Total			Leakage	Dynamic	Total
Instance	Cells	Power(nW)	Power(nW)	Power(nW)	Instance	Cells	Power(nW)	Power(nW)	Power(nW)
baughmul	33		16109.422	18741.499	baughmul	33	1583.827	10772.037	12355.865
f1	1	156.633	295.647	452.280	fĺ	1	86.962	201.988	288.950
£2	1	156.633		645.188	£2	1	86.962	332.050	419.012
£3	1	156.633			£3	1	86.962	378.527	465.489
£10	1	135.794			£10	1	84.476	683.653	768.129
£11	1	135.794		1462.807	£11	1	84.476	858.626	943.102
£12	1	135.794		1390.866	£12	1	84.476	811.701	896.177
£13	1	135.794		1238.393	£13	1	84.476	713.881	798.357
£14	1	135.794	1374.210	1510.004	£14	1	84.476	890.419	974.895
£5	1	135.794	1008.565	1144.359	£5	1	84.476	663.404	747.880
£6	1	135.794	690.743	826.537	f6	1	84.476	455.179	539.656
£7	1	135.794	961.938		£7	1	84.476	632.506	716.982
£8	1	135.794		1171.916	£8	1	84.476	682.829	767.306
£9	1	135.794		775.356	f9	1	84.476	419.965	504.442
£4	2	49.967	146.229	196.196	£4	2	27.932	104.139	132.071
£15	2	41.827	391.479	433.306	£15	2	18.018	307.601	325.619

Power synthesis report for 4bit Wallace tree multiplier using 90nm

A. Using 180nm Technology:

Fast.lib:

Slow.lib:

Generat v14.10-p0 Generat Module: Technol Operati Wireloa Area mo	08_1 ed on: .ogy 1: .ng cor .d mode	: ibrary: iditions:	Apr 26 201 baughmul tsmc18 1.0	anced_tree)	v14.10-p Genera Module Techno	008_1 ted on: : logy 1: ing com ad mode	: ibrary: nditions:	Apr 26 20 baughmul tsmc18 1	lanced_tree)
Instance	Cells		Dynamic Power (nW)	Total Power(nW)	Instance	Cells		Dynamic Power (nW)	
baughmul	32	37.525	112236.484	112274.008	baughmul	32	53.446	67414.541	67467.987
£10	1	2.599	9529.018	9531.617	£10	1	3.917	5816.565	5820.483
£11	1	2.599	10901.603	10904.202	f11	1	3.917	6460.659	6464.576
£12	1	2.599	9797.739	9800.338	£12	1	3.917	5770.355	5774.272
£13	1	2.599	8262.633	8265.232	£13	1	3.917	4815.819	4819.736
£14	1	2.599	14378.473	14381.072	£14	1	3.917	8439.224	8443.141
£5	1	2.599	7753.805	7756.404	£5	1	3.917	4507.788	4511.705
£6	1	2.599	5689.787	5692.386	f6	1	3.917	3380.105	3384.022
£7	1	2.599	7730.814	7733.413	£7	1	3.917	4534.343	4538.261
£8	1	2.599	9023.751	9026.350	£8	1	3.917	5364.029	5367.947
£9	1	2.599	5408.542	5411.141	£9	1	3.917		
f1	1	1.223	1782.861	1784.083	f1	1		1131.552	
£2	1	1.223	2459.812	2461.034	f2	1	1.424		
£3	1	1.223	2815.044	2816.267	£3	1		1759.052	
£4	2	0.440	667.801	668.242	£4	2	0.795	418.338	419.133
£15	1	0.406	1254.468	1254.874	£15	1	0.578	797.988	798.566

Power synthesis report for 4bit Wallace tree multiplier using 180nm

6.2.2 Delay and Timing Synthesis Results:

Same as in case of power synthesis, here we are using here we are using fast.lib and slow.lib at supply voltage = 1.8 V for 180nm technology, supply voltage = 1.1 V for 90nm technology and supply voltage = 1.3 V for 45nm technology. As to these supply voltages the results for fast.lib and slow.lib are shown below:

A. Using 45nm Technology

Fast.lib

Slow.lib

Generato Module: Technolo Operati: Wireloa	Technology library: Operating conditions: Wireload mode: Area mode:			2017 11 5wc	01:50	Compiler 5:06 pm ee)	RC14.:		08_1 ed on: ogy library ng conditio d mode:	/ k ns: s	Apr 26 baughm gpdk04	2017 ul 5bc baland	02:0	Compiler 5:34 pm se)	RC14
Pin	Туре	Fanout			Delay (ps)	Arrival (ps)		Pin	туре	Fanout			Delay (ps)	Arrival (ps)	
1	in port	3	2.1	0	+0	0		ь0	in port	3	3 1.8	0		-	R
78/A 78/Y 3/p	AND2XL	1	1.4	23	+0 +31	0 31		g77/A g77/Y f2/q	AND2X2	:	L 1.6	47	+0 +132	-	R
g22/A g22/S 3/sum 5/rin	ADDHX1	1	2.0	23	+0 +58	31 89		g22/B g22/CO f2/carry	ADDHX1	:	L 2.3	62	+0 +131	101	R
g57/CI g57/S	ADDFXL	1	2.0	36	+0 +88	89 177	R	f5/q g57/B g57/S	ADDFXL	-	L 1.8	91	+0 +306	200	F
5/sum 7/rin g57/CI					+0	177		f5/sum f7/rin q57/CI					+0	570	
g57/S 7/sum 11/p	ADDFXL	1	2.0	35	+88	264	F	g57/s f7/sum f11/p	ADDFXL	:	L 1.8	85	+297	867	R
~57/CT					+0	264		457/CT					+0	867	

Timing Synthesis Report for 4bit Wallace tree multiplier using 45nm

B. Using 90nm Technology

Fast.lib

Slow.lib

	08_1 ed on: ogy library: ng conditions: d mode:	Aj bi fi fi	pr 26 aughmu	2017 11 Dalanc	02:01	Compiler F .:37 pm ce)	RC14.1		08_1 ed on: ogy library ng conditio d mode:	: ons:	enclosed timing libra			02:08	-	RC14
Pin	Туре Fa	nout		Slew (ps)	Delay (ps)	Arrival (ps)		Pin	Туре	Fanou			Slew (ps)		Arrival (ps)	
o1	in port	3	5.7	0	+0	0 1	R	b1	in port		3 5	.4	0	+0	-	R
78/A					+0	0		g78/A						+0	-	
g78/Y E3/p	AND2X1	1	4.0	18	+34	34 F	R	g78/Y f3/p	AND2X1		1 3	.8	62	+133		R
g22/A					+0	34		g22/A						+0		
g22/S E3/sum E5/rin	ADDHXL	1	5.1	25	+60	94 I	F	g22/S f3/sum f5/rin	ADDHXL		14	.9	91	+221	354	F
g63/CI					+0	94		g63/CI						+0	354	
g63/S E5/sum E7/rin	ADDFX1	1	5.1	26	+109	203 F	R	g63/S f5/sum f7/rin	ADDFX1		14	.9	99	+406	761	R
q63/CI					+0	203		q63/CI						+0	761	
g63/S 57/sum 511/p	ADDFX1	1	5.1	28	+93	296 E	F	g63/S f7/sum f11/p	ADDFX1		1 4	.9	100	+374	1134	F
P					+0	296		263/CT						+0	1134	

Timing Synthesis Report for 4bit Wallace tree multiplier using 90nm

C. Using 180nm Technology:

Fast.lib

Slow.lib

Generate Module: Technolc Operatin Wireload	14.10-p008_1 Generated on:			017 0 .0	12:03:3	-	c14.10		08_1 ed on: ogy library: ng conditions d mode:	Apr baug tsmo : slow enc:	26 20 ghmul 218 1	017 .0 lance	02:09: d_tree		
Pin	Туре	Fanout		Slew (ps)	Delay (ps)	Arrival (ps)		Pin	Туре	Fanout		Slew (ps)	Delay (ps)	Arrival (ps)	
o1	in port	3	6.3	0	+0	-	R	b1	in port	3	6.0	0	+0	0	F
g79/В				5.0	+0 +79	0		g79/B					+0		
д79/Ү E2/р	AND2X1	1	4.8	56		79		g79/Y f2/p	AND2X1	1	4.6	87	+198	198	F
g22/A					+0	79		g22/A					+0	198	
g22/S E2/sum E4/rin	ADDHXL	2	3.2	170	+115	194	R	g22/S f2/sum	ADDHXL	2	3.0	360	+260	459	R
q33/B0					+0	194		f4/rin					+0	450	
g33/10 g33/1	OAI21XL	1	2.7	56	+24	218		g33/B0 g33/Y	OAI21XL	1	2.6	127		100	
q32/B0		-			+0	218	-	g33/1 g32/B0	UAIZIAL	1	2.0	12/	+120		r
q32/Y	OAI2BB1XL	1	7.2	100	+71	288		g32/B0 g32/Y	OAI2BB1XL	1	6 9	193	+151		D
E4/carry E7/q								f4/carry f7/q	OAIZDDIAD	1	0.5	173	1101	, 30	17
g63/A					+0	288		g63/A					+0	738	
g63/S F7/eum	ADDFX2	1	6.5	70	+205	494	F	g63/S	ADDFX2	1	6.2	150	+531	1269	F

Timing Synthesis Report for 4bit Wallace tree multiplier using 180nm

6.2.3 8BIT WALLACE TREE:-

The multiplier has been designed in Xilinx and NCsim using gate level modelling for verification we have taken the results and verified with industry standard cadence tools.




Fig.6.10. 8bit Wallace tree multiplier




Fig.6.11. RTL view of 8bit Wallace tree multiplier

Xilinx - ISE - C:\Xilinx92i\8bitwallace	\8bitv	vallace.ise - [Simulation	ן			
File Edit View Project Source Pr	rocess	Test Bench Simulati	on Win	dow Help		
🗋 🖻 🖥 🕼 🖕 🗶 🖻 🖨 🔪	< 🛛 🖻	ର ଜ୍ୟା 🔽 🗐 🗩 🔎	XX.	P 🖸 🔊 🔁 🗉	🖿 🖿 🖉 🎤 😽 🕅 🕅 🦝	
						110001121日本
Sources	×				3.2	
 ⊕-f1	^	Current Simulation Time: 16 ns		0	4	8
⊕-f10	11	<mark>ЪП</mark> р0	0			
ia-f11 ia-f12		<mark>3 1</mark> p1	0			
€-f13		<mark>ъП</mark> р2	0			
		<mark>ъП</mark> рЗ	0			
i⊞-f15 i⊞-f16		👌 p4	0			
T	~	👌 p5	1			
🖙 Source 🦽 Snapshe 👔 Librarie 🖪 Dee	sian	👌 p6	0			
	- gri	<mark>ъП</mark> р7	0			
Processes	×	👌 p8	1			
No flow available.	- 1	👌 p9	0			
	- 1	👌 p10	0			
	- 1	👌 p11	0			
		👌 p12	0			
		👌 p13	0			
		<mark>ՀՈ</mark> n14	0			
Content of the second s	walli		< > Simulatio			

Fig.6.12. Output waveforms of the 8bit Wallace tree multiplier

6.2.4. Power Synthesis Result:

For the synthesis, here we are using fast.lib and slow.lib at supply voltage = 1.8 V for 180nm technology, supply voltage = 1.1 V for 90nm technology and supply voltage = 1.3 V for 45nm technology. As to these supply voltages the results for fast.lib and slow.lib are shown below:

C. Using 45nm Technology

Fast.lib

Slow.lib

Generated Module: Technolog Operating Wireload	Technology library: Operating conditions: Wireload mode: Area mode:			<pre>R) RTL Compiler RC14. 7 02:14:31 pm nced_tree) rary</pre>	Generate v14.10-p00 Generate Module: Technolo Operatin Wireload Area mod	8_1 d on: gy lib: g cond: mode:	rary: itions:			
Instance	Cells	Leakage Power(nW)	Dynamic Power(nW)	Total Power(nW)	Instance	Cells	Leakage Power(nW)	Dynamic Power(nW)	Total Power(nW)	
wallce8bit	115	47.132	35136.516	35183.648	wallce8bit	115	14.500	23587.025	23601.526	
f1	1	0.675	280.069	280.745	h1	1	0.181	125.229	125.410	
£10	1	0.675	255.018	255.693	h2	1	0.181	153.865	154.046	
f11	1	0.675	336.777	337.452	h3	1	0.181	167.853	168.034	
£12	1	0.675	217.244	217.919	h4	1	0.181	217.721	217.902	
£13	1	0.675	193.587	194.263	h5	1	0.181	310.672	310.853	
£14	1	0.675	370.910	371.586	h6	1	0.181	412.832	413.013	
£15	1	0.675	463.096	463.771	h7	1	0.181	317.089	317.271	
£16	1	0.675	362.542	363.217	h8	1	0.181	346.295	346.476	
£17	1	0.675	442.521	443.196	f1	1	0.168	180.046	180.214	
£18	1	0.675	391.637	392.312	£10	1	0.168	162.472	162.640	
£19	1	0.675	442.657	443.332	f11	1	0.168	214.711	214.879	
£2	1	0.675	314.553	315.228	£12	1	0.168	138.707	138.875	
£20	1	0.675	463.925	464.600	£13	1	0.168	126.253	126.421	
£21	1	0.675	619.504	620.179	£14	1	0.168	237.593	237.761	
£22	1	0.675	514.594	515.270	£15	1	0.168	277.091	277.259	
£03	1	0 675	517 066	517 741	£1.6	1	0 169	220 976	221 144	

Power synthesis report for 8bit Wallace multiplier using 45nm

C. Using 90nm Technology

Fast.lib

Slow.lib

Generate Module: Technolo Operatin Wireload	14.10-p008_1 Generated on: Module: Technology library: Operating conditions: Wireload mode: Area mode: Leakag				v14.10-p00	8_1 d on: gy lib: g cond: mode:	rary:		nced_tree)
Instance	Cells		Dynamic Power(nW)	Total Power(nW)	Instance	Cells	Leakage Power(nW)	Dynamic Power(nW)	Total Power(nW)
wallce8bit	115	10391.033	82227.137	92618.171	wallce8bit	115	6333.706	54534.915	60868.620
h1	1	156.633	321.274	477.907	h1	1	86.962	219.769	306.731
h2	1	156.633	391.745	548.378	h2	1	86.962	266.088	353.050
h3	1	156.633	431.628	588.261	h3	1			380.043
h4	1	156.633	573.240	729.873	h4	1			485.656
h5	1	156.633	798.348	954.981	h5	1			626.303
h6	1	156.633	1054.361	1210.994	h6	1			798.807
h7	1	156.633	836.686	993.319	h7	1			
h8	1	156.633	911.974	1068.607	h8	1			702.203
f1	1	135.794	700.867	836.661	fl	1			545.534
£10	1	135.794	624.944	760.738	£10	1			
£11	1	135.794	826.312	962.106	f11	1			
£12	1	135.794	508.975	644.769	f12	1			418.440
£14	1				£14	1			
£15	1		1132.422	1268.216	£15	1			
f16	1			1026.086	f16 f17	1			
£17	1	125 794	1079 667	1015 461	÷.,		84 476	. /// //46	245 522

Power synthesis report for 8bit Wallace multiplier using 90nm

C. Using 180nm Technology:

Fast.lib:

Slow.lib:

Generate v14.10-p00 Generate Module: Technolo Operatin Wireload Area mod	8_1 d on: gy lib: g cond: [mode:	rary: itions:		_ `	Generate v14.10-p00 Generate Module: Technolo Operatin Wireload	8_1 d on: gy lib: g cond: mode:	ary: itions:	Apr 26 2017 wallce8bit tsmc18 1.0 slow (balance enclosed	
Area moo	.e : ======			ту ==============	Area mod	e:		timing libra	ry
Instance	Cells	Leakage Power(nW)	Dynamic Power(nW)	Total Power(nW)	Instance	Cells	Leakage Power(nW)	Dynamic Power (nW)	Total Power(nW)
wallce8bit	115	160.411	616595.870	616756.281	wallce8bit	115	230.956	370344.835	370575.791
f1	1	2.599	6662.650	6665.249	f1	1	3.917	3951.610	3955.528
£10	1	2.599	4239.235	4241.834	£10	1	3.917	2532.699	2536.617
f11	1	2.599	7776.770	7779.369	f11	1	3.917	4580.672	4584.590
£12	1	2.599	5061.766	5064.365	f12	1	3.917	2995.649	2999.567
£14	1	2.599	6689.464	6692.063	£14	1	3.917	5014.962	5018.879
£15	1	2.599	9255.734	9258.333	£15	1	3.917	5512.308	5516.225
f16	1	2.599	7954.318	7956.917	£16	1	3.917	4683.910	4687.827
£17	1	2.599	10942.848	10945.447	£17	1	3.917		6521.993
£18	1	2.599	9495.452	9498.051	£18	1	3.917		5658.352
£19	1	2.599	10728.148	10730.747	£19	1	3.917		6400.345
f2	1	2.599	6465.169	6467.768	£2	1	3.917		3856.522
£20	1	2.599	9563.756	9566.355	£20	1	3.917		5696.626
£21	1	2.599	13427.913	13430.512	£21	1	3.917		7989.754
£22	1	2.599	10300.495	10303.094	£22	1	3.917		6119.716
£23	1	2.599		11249.572	£23	1	3.917		6708.946
£24	1	2 599	7664 624	7667 222	£04	1	3 917	4449 611	4452 529

Power synthesis report for 8bit Wallace multiplier using 180nm

6.2.5 Delay and Timing Synthesis Results:

Same as in case of power synthesis, here we are using here we are using fast.lib and slow.lib at supply voltage = 1.8 V for 180nm technology, supply voltage = 1.1 V for 90nm technology and supply voltage = 1.3 V for 45nm technology. As to these supply voltages the results for fast.lib and slow.lib are shown below:

C. Using 45nm Technology

Fast.lib

Slow.lib

Generate Module: Technole Operatin Wireload	14.10-p008 1 Generated on: Modula: Technology library: Operating conditions: Wireload mode: Area mode:		apr 2 vallc pdk0 fast anclo	6 2017 =8bit 45wc (balan	02:14	compiler H 4:31 pm ee)	RC14.		08_1 ed on: ogy library ng conditio d mode:	Aj w j: gj jns: s e:	pr 26 allce pdk04 low () nclose	2017 Bbit 5bc baland	02:0	Compiler 9:16 pm ee)	RC14.
Pin	Туре	Fanout		d Slew) (ps)		Arrival (ps)		Pin	Туре	Fanout			Delay (ps)	Arrival (ps)	
b1	in port		5 4.	2 0		0 1	R.	b1 g360/A	in port	6	3.6	0	+0	-	R
g360/A g360/Y h1/g	AND2XL	1	1.	7 26	+0 +32	0 32 1	R	g360/A g360/Y h1/q	AND2X2	1	1.6	47	+132		R
g17/B g17/CO h1/carry f1/rin	ADDHX1	t	2.	0 23	+0 +40	32 72 1	R	g17/B g17/CO h1/carry f1/rin	ADDHX1	1	1.8	55	+0 +127	200	
g57/CI g57/CO £1/carry	ADDFXL	1	2.	D 37	+0 +60	72 132 I	R	g57/CI g57/CO f1/carry f2/rin	ADDFXL	1	1.8	86	+0 +201		
E2/rin g57/CI g57/CO E2/carry E3/rin g57/CI	ADDFXL	1	2.	D 37	+0 +64	132 195 I	R	g57/CI g57/CO f2/carry f3/rin	ADDFXL	1	1.8	86	+0 +211	100	-

Timing Synthesis Report for 8bit Wallace multiplier using 45nm

C. Using 90nm Technology

Fast.lib

Slow.lib

Generate Module: Technolo Operatio Wireload	4.10-p008 1 Generated on: Module: Technology library: Operating conditions: Wireload mode: Area mode:		Ap wa fa fa	r 26 llce8 st st (H close	2017 Bbit	02:15	Compiler 5:43 pm ee)	RC14.:	v14.10-p0 Generat Module: Technolo	08_1 ed on: ogy library ng conditio d mode:	A W ns: s e	pr 26 allce low low (nclos	2017 8bit balan	02:1 ced_tr	Compiler 1:44 pm ee)	RC14.10
Pin	Type	Fano			Slew (ps)	Delay (ps)	Arrival (ps)		Pin	Туре	Fanout		Slew (ps)		Arrival (ps)	
	in port		6	11.4	0	+0		F	b1	in port	6	10.8	0		-	R
1380/A						+0	0		g360/A					+0	-	
1380/Y 1/p	AND2X1		1	4.0	13	+28	28	F	g360/Y h1/q	AND2X1	1	4.4	67	+138		
g17/A						+0	28		g17/B					+0		
g17/CO 1/carry 1/rin	ADDHXL		1	5.1	20	+35	63	F	g17/CO h1/carry f1/rin	ADDHXL	1	4.9	94	+155	293	R
q63/CI						+0	63		q63/CI					+0	293	
g63/CO 1/carry 2/rin	ADDFX1		1	5.1	27	+68	131	F	g63/CO f1/carry f2/rin	ADDFX1	1	4.9	94	+234	527	R
q63/CI						+0	131		q63/CI					+0	527	
g63/CO 2/carry 3/rin	ADDFX1		1	5.1	27	+69	200	F	g63/S f2/sum f14/g	ADDFX1	1	6.7	112	+383	910	F
a63/01						+0	200							+0	91.0	

Timing Synthesis Report for 8bit Wallace multiplier using 90nm

C. Using 180nm Technology:

Fast.lib

Slow.lib

Generat Module: Technol Operati Wireloa	14.10-p008_1 Generated on: Module: Technology library: Operating conditions: Wireload mode: Area mode:		pr 26 allce smc18 ast (nclos	2017 8bit 1.0 baland	02:10	5:53 pm	RC14.10 -		08_1 ed on: ogy library ng conditio d mode:	A w ns: s e	pr 26 allce smc18	2017 Bbit 1.0 palance	02:13	Compiler RC14 3:02 pm ee)
Pin	Туре	Fanout		Slew (ps)	Delay (ps)	Arrival (ps)		Pin	Туре	Fanout			Delay (ps)	Arrival (ps)
 0	in port	6	12.6	0	+0	0	F		in port	6	12.0	0	+0 +0	
1380/B 1380/Y	AND2X1	1	4.8	45	+0 +85	0 85		g380/B g380/Y h1/p	AND2X1	1	4.6	87	+198	-
1/p g17/A g17/CO 1/carry	ADDHXL	1	6.5	51	+0 +91	85 176	F	g17/A g17/CO h1/carry f1/rin	ADDHXL	1	6.2	99	+0 +199	200
1/rin g63/CI g63/CO 1/carry	addfx2	1	6.5	69	+0 +130	176 306	F	g63/CI g63/CO f1/carry f2/rin	addfx2	1	6.2	145	+0 +337	007
2/rin g63/CI g63/CO 2/carry	ADDFX2	1	6.5	69	+0 +134	306 440	F	g63/CI g63/CO f2/carry f3/rin	ADDFX2	1	6.2	145	+0 +348	
3/rin					+0	440		463/0T					+0	1082

Timing Synthesis Report for 8bit Wallace multiplier using 180nm

6.3 BAUGH WOOLEY MULTIPLIER

6.3.1. Baugh wooley 4bit multiplier

The multiplier has been designed in the Xilinx, Ncsim using gate level modelling for verification we have taken the results and verified with industry standard cadence tools.




Fig6.13. Baugh wooley 4bit multiplier




Fig6.14. RTL View of Baugh wooley 4bit multiplier

📧 Xilinx - ISE - C:\Xilinx92i\baughmul\b	aughmul.ise - [Simulati	on]						
🔤 File Edit View Project Source Pro	cess Test Bench Simu	lation W	indow Help					
	129 @24 2]		(@ 🖻 🚬 ' i 🛧 🔺 🖬					#####################################
Sources	- X4- (*** 381)) (*****		11					
i≘-baughmul ∧ i⊛-f1	Current Simulation Time: 16 ns	o		1	4		8	
	<mark>∂]</mark> p0	1						
⊕_f11 ⊕_f12	<mark>ъл</mark> р1	1						
	👌 p2	0						
⊕ f14	<mark>ъл</mark> рЗ	0						
	👌 p4	1		1				
< >	31 p5	1		1				
🕼 Sourc 🥁 Snapst 🜓 Librari 📭 Desigr	3 1 p6	0						
	3 1 p7	0						
Processes X	👌 a0	1		-				
No flow available.	👌 a1	0				7		
	3. a2	0				-		
	👌 a3	1						
	3 <mark>1</mark> b0	1						
	3 <mark>1</mark> b1	1		1				
	31 b2	0						
	3 <mark>11</mark> b3	0						
		< >	,					
TProcesses Sim Hierarchy - ba		Simulation						
3	V baugrinur.v	Sindiction	1920	Objects of				
				vel Symbol				
Instances baughmul		Pins			Signals			Name
Console 🙆 Errors ႔ Warni	ings 🔂 Tcl Shell	💦 Find in	Files 🔤 Sim Cons	sole - baughmultb	View by Category	View by Name		

Fig6.15. Output waveform of Baugh wooley 4bit multiplier

6.3.2 Power Synthesis Result:

For the synthesis, here we are using fast.lib and slow.lib at supply voltage = 1.8 V for 180nm technology, supply voltage = 1.1 V for 90nm technology and supply voltage = 1.3 V for 45nm technology. As to these supply voltages the results for fast.lib and slow.lib are shown below:

A. Using 45nm Technology

Fast.lib

Slow.lib

Generat Module: Technol Operati Wirelos	4.10-p008_1 Generated on: Apr 26 2017 01:5 Module: baughmul Technology library: gpdk045wc Operating conditions: fast (balanced_tr Wireload mode: enclosed Area mode: timing library					008_1 ced on: logy 1: ing com ad mode ode:	: ibrary: nditions: e:	Apr 26 20 baughmul gpdk045bo	lanced_tree)	RC14
Instance	Cells	Leakage Power(nW)	Dynamic Power(nW)	Total Power(nW)	Instance	Cells	Leakage Power(nW)	Dynamic Power (nW)	Total Power(nW)	
baughmul	31	13.218	7574.549	7587.767	baughmul	31	4.134	5129.400	5133.534	
£4	1	1.637	520.766	522.403	£4	1	0.514	328.359	328.873	
£10	1	0.675	419.436	420.111	f1	1	0.181	127.713	127.895	
£11	1	0.675	462.335	463.010	f2	1				
£12	1	0.675	453.692	454.367	£3	1				
£13	1	0.675	396.970	397.645	£10	1				
£14	1	0.675	489.422	490.098	£11	1				
£5	1	0.675	409.588	410.263	£12	1				
£6	1	0.675	282.172	282.847	£13	1	0.168			
£7	1	0.675	393.278	393.953	£14	1			315.942	
£8	1	0.675	423.214	423.889	£5	1				
£9	1	0.675	270.646	271.321	f6	1	0.168			
f1	1	0.566	193.640	194.207	£7 £8	1				
f2	1	0.566	366.471	367.038	18 f9	1				
£3	1	0.566	329.166	329.732	19 f15	1				
	1	0.367	279.575	279.942	IT2	1	0.111	104.538	104.000	

Power synthesis report for 4bit Baugh wooley multiplier using 45nm

B. Using 90nm Technology

Fast.lib

Slow.lib

14.10-p008_1 Apr 26 2017 02 Generated on: Apr 26 2017 02 Module: baughmul Technology library: fast Operating conditions: fast (balanced) Wireload mode: enclosed Area mode: timing library				_	Genera v14.10-p Genera Module Techno	008_1 ted on : logy 1: ing com ad mode	: ibrary: nditions:	Apr 26 2 baughmul slow	lanced_tree)
Instance	Cells	Leakage Power(nW)	Dynamic Power(nW)	Total Power(nW)				Dynamic Power (nW)	
baughmul	33	2632.077	16109.422	18741.499	baughmul			10772.037	12355.865
f1	1	156.633	295.647	452.280	f1	1	86.962	201.988	288.950
f2	1	156.633	488.555	645.188	£2	1	86.962	332.050	419.012
£3	1	156.633	557.748	714.381	£3	1	86.962	378.527	465.489
£10	1	135.794	1041.109	1176.903	£10	1	84.476	683.653	768.129
£11	1	135.794	1327.013	1462.807	£11	1	84.476	858.626	943.102
£12	1	135.794	1255.072	1390.866	£12	1	84.476	811.701	896.177
£13	1	135.794	1102.599	1238.393	£13	1	84.476	713.881	798.357
£14	1	135.794	1374.210	1510.004	£14	1	84.476	890.419	974.895
£5	1	135.794	1008.565	1144.359	£5	1	84.476	663.404	747.880
£6	1	135.794	690.743	826.537	f6	1	84.476	455.179	
£7	1	135.794	961.938	1097.732	£7	1		632.506	
£8	1	135.794	1036.122	1171.916	£8	1		682.829	
£9	1	135.794	639.562	775.356	£9	1		419.965	
£4	2	49.967	146.229	196.196	£4	2			
£15	2	41.827	391.479	£15	2	18.018	307.601	325.619	

Power synthesis report for 4bit Baugh wooley multiplier using 90nm

C. Using 180nm Technology:

Fast.lib:

Slow.lib:

erated by: D-p008_1 erated on: ule: hnology library: rating conditions: eload mode: a mode:	Apr 26 201 baughmul tsmc18 1.0	_		008_1 ted on: : logy 1: ing com ad mode	brary:	Apr 26 20 baughmul tsmc18 1	lanced_tree)
Leakage nce Cells Power(nW)	Dynamic Power (nW)	Total Power(nW)	Instance	Cells	Leakage Power (nW)	Dynamic Power(nW)	Total Power(nW)
nul 32 37.525	112236.484	112274.008	baughmul	32	53.446	67414.541	67467.987
1 2.599	9529.018	9531.617	£10	1	3.917	5816.565	5820.483
1 2.599	10901.603	10904.202	£11	1	3.917	6460.659	6464.576
1 2.599	9797.739	9800.338	£12	1	3.917	5770.355	5774.272
1 2.599	8262.633	8265.232	£13	1	3.917		4819.736
1 2.599	14378.473	14381.072	£14	1	3.917		8443.141
1 2.599	7753.805	7756.404	f5	1	3.917		4511.705
1 2.599	5689.787	5692.386	f6	1	3.917		3384.022
1 2.599	7730.814	7733.413	£7	1	3.917	4534.343	
1 2.599	9023.751	9026.350	£8	1	3.917		5367.947
1 2.599	5408.542	5411.141	£9	1	3.917		3219.581
1 1.223	1782.861	1784.083	f1	1	1.424	1131.552	
1 1.223	2459.812	2461.034	£2	1	1.424		1555.670
1 1.223	2815.044	2816.267	£3	1			
2 0.440	667.801	668.242		_			
2 0.		440 667.801	440 667.801 668.242	440 667.801 668.242 f4	223 2815.044 2816.267 f4 2 440 667.801 668.242 f4 2	223 2815.044 2816.267 f4 2 0.795 440 667.801 668.242 f4 2 0.795	223 2815.044 2816.267 f4 2 0.795 418.338 440 667.801 668.242 f1 0 570 707 907

Power synthesis report for 4bit Baugh wooley multiplier using 180nm

6.3.3 Delay and Timing Synthesis Results:

Same as in case of power synthesis, here we are using here we are using fast.lib and slow.lib at supply voltage = 1.8 V for 180nm technology, supply voltage = 1.1 V for 90nm technology and supply voltage = 1.3 V for 45nm technology. As to these supply voltages the results for fast.lib and slow.lib are shown below:

A. Using 45nm Technology

Fast.lib

Slow.lib

	08_1 ed on: ogy librar ng conditio d mode:	y: o ons: f	apr 26 aughmu pdk04	2017 il 5wc palanc	01:50	Compiler 5:06 pm ee)	RC14		08_1 ed on: ogy library ng conditio d mode:	/: ons:	Apr 26 baughm gpdk04	2017 ul 5bc balan ed	02:05	Compiler 5:34 pm ee)	RC
Pin	Туре	Fanout		Slew (ps)	Delay (ps)	Arrival (ps)		Pin	Туре	Fanou			Delay (ps)	Arrival (ps)	
1	in port	3	3 2.1	0	+0	0	R	ь0	in port	:	3 1.8	0	+0	-	R
78/A					+0	0		g77/A g77/Y	AND2X2		1 1.6	47	+0	0 132	
78/Y 3/p	AND2XL	1	1.4	23	+31	31	R	£2/q	ANDERE		1.0		1152	152	R
3/p a22/A					+0	31		g22/B					+0	132	
g22/S	ADDHX1	1	2.0	23	+58	89	F	g22/CO	ADDHX1		1 2.3	62	+131	263	R
3/sum								f2/carry f5/g							
5/rin a57/CI					+0	89		g57/B					+0	263	
a27/21	ADDFXL	1	2.0	36	+88	177	B	g57/S	ADDFXL		1 1.8	91	+306	570	F
5/sum	12001112	-				277		f5/sum							
7/rin								f7/rin							
g57/CI					+0	177		g57/CI					+0	570	
g57/S	ADDFXL	1	2.0	35	+88	264	F	g57/S f7/sum	ADDFXL		1 1.8	85	+297	867	к
7/sum								f11/p							
11/p					+0	264		a57/ct					+0	867	

Timing Synthesis Report for 4bit Baugh wooley multiplier using 45nm

B. Using 90nm Technology

Fast.lib

Slow.lib

	08_1 ed on: ogy library ng conditio d mode:		Ar ba fa fa	or 26 aughmu	2017 1 alanc	02:01	Compiler L:37 pm ee)	RC14.1		08_1 ed on: ogy library ng conditio d mode:	A b ns: s e	pr 26 aughm low	2017 ul balanced	02:0	Compiler 8:22 pm ee)	RC14.
Pin	туре	Fanou	ıt			Delay (ps)	Arrival (ps)		Pin	Туре	Fanout			Delay (ps)	Arrival (ps)	
 01	in port		3	5.7	0	+0	0	R	b1	in port	3	5.4	0		-	R
g78/A						+0	0		g78/A					+0	-	
g78/Y f3/p	AND2X1		1	4.0	18	+34	34	R	g78/Y f3/p	AND2X1	1	3.8	62			
g22/A						+0	34		g22/A					+0		
g22/S E3/sum	ADDHXL		1	5.1	25		94	F	g22/S f3/sum f5/rin	ADDHXL	1	4.9	91	+221	354	F
E5/rin									a63/CI					+0	354	
g63/CI						+0	94		g63/S	ADDFX1	1	4.9	99	+406		
g63/S 5/sum	ADDFX1		1	5.1	26	+109	203	R	f5/sum f7/rin		-					
7/rin a63/CI						+0	203		g63/CI					+0	761	
g63/CI g63/S 7/sum	ADDFX1		1	5.1	28	+93	203	F	g63/S f7/sum	ADDFX1	1	4.9	100	+374	1134	F
E11/p									f11/p					+0	1134	
~63/CT						+0	296		and/ot					+0	1134	

Timing Synthesis Report for 4 bit Baugh wooley multiplier using 90nm

C. Using 180nm Technology:

Fast.lib

Slow.lib

v14.10-p00 Generate Module: Technolo Operatir Wireload	14.10-p008_1 Generated on: Apr 26 2017 Module: baughmul Technology library: tsmc18 1.0 Operating conditions: fast (balan Wireload mode: enclosed Area mode: timing libr			.0 Lanced)2:03:3	-	14.10 -		8_1 d on: gy library: g conditions mode:	Apr baug tsmo : slov enci	262) ghmul :181 w (ba) losed	.0 lanced	02:09:5 d_tree)	-	:14.1
Pin	Туре	Fanout			-	Arrival (ps)		Pin	Туре	Fanout		Slew (ps)	-	Arrival (ps)	
b1	in port	3	6.3	0	+0		 R	b1	in port	3	6.0	0	+0	0	F
g79/B					+0	-		g79/B					+0	-	
g79/Y f2/p	AND2X1	1	4.8	56	+79	79 :	R	g79/Y f2/p	AND2X1	1	4.6	87	+198	198	F
g22/A					+0	79		g22/A					+0	198	
g22/S f2/sum f4/rin	ADDHXL	2	3.2	170	+115	194 :	R	g22/S f2/sum f4/rin	ADDHXL	2	3.0	360	+260	459	R
q33/B0					+0	194		q33/B0					+0	459	
g33/Y	OAI21XL	1	2.7	56	-	218	F	q33/B0 q33/Y	OAI21XL	1	2 6	137	+128	586	F
g32/B0		_			+0	218		q32/B0	UNITE IND	1	2.0	107	+0		-
q32/Y	OAI2BB1XL	1	7.2	100	+71	288	R	g32/B0 g32/Y	OAI2BB1XL	1	6 9	192	+151	738	R
f4/carry f7/q		-						f4/carry f7/q	ORIZODIAL	1	0.0	100	.131	/30	K
g63/A					+0	288		q63/A					+0	738	
g63/S f7/eum	ADDFX2	1	6.5	70	+205	494	F	g63/S	ADDFX2	1	6.2	150	+531	1269	F

Timing Synthesis Report for 4bit Baugh wooley multiplier using 180nm

6.3.4 Baugh wooley 8bit Multiplier:-

The multiplier has been designed in Xilinx and NCsim using gate level modelling for verification we have taken the results and verified with industry standard cadence tools.




Fig.6.16. 8bit Baugh Wooley multiplier




Fig.6.17. RTL view of 8bit Baugh Wooley multiplier

🔤 Xilinx - ISE - C:\Xilinx92i\8bitbaugh\8bitb	augh.ise - [Simulation]				
File Edit View Project Source Proces	s Test Bench Simulat	on Win	dow Help		
🗋 🗅 🆻 🗑 🕼 😓 🗄 X 🖻 🛱 🗙 🗆	a 🕲 🔽 🗄 🗩 🗩	XX.	🔎 🖻 🔜 🗮 🔁 🗖 🗖	i 🎤 😽 i 🕅 🐻	V 📑 🗹 🛛
↓ ▶ [글월 콜월] A % % %					
Sources X					• • •• • • • • •
⊡-bit8baugh ▲	Current Simulation Time: 16 ns		0	4	8
	3 1 p0	0			I
	3 1 p1	0			
⊞-112 ⊞-f13	31 p2	0			1
	31 p3	0			
in - f15 in - f16	ði p4	1			J
⊞-f17 V	31 p5	1			1
	31 p6	0			1
🖻 🕻 Source 🥳 Snapsh: 🜓 Librarie 🚺 Design	31 p7	0			1
Processes ×	3 1 p8	1			
No flow available.	3 1 p9	1			1
	31 p10 //ba	Igh8mul	h/n0		
	31 p11	1 1	b/p9		
	31 p12	1			J
	<mark>សា</mark> p13	1			
	30 p14	1			
	< >	<	<		
Processes I Sim Hierarchy - bau	8bitbaugh.v	Simulatio	n 📝 bit8baugh.ngr		

Fig.6.18. Output waveforms of the 8bit Baugh Wooley multiplier

6.3.5 Power Synthesis Result:

For the synthesis, here we are using fast.lib and slow.lib at supply voltage = 1.8 V for 180nm technology, supply voltage = 1.1 V for 90nm technology and supply voltage = 1.3 V for 45nm technology. As to these supply voltages the results for fast.lib and slow.lib are shown below:

D. Using 45nm Technology

Fast.lib

Slow.lib

		Apr 26 20: bit8baugh gpdk045wc	<pre>(R) RTL Compile 17 01:43:55 pm anced_tree) prary</pre>	Generate v14.10-p00 Generate Module: Technolo Operatin Wireload Area mod	08_1 ed on: ogy lik ng cond d mode:	litions:	Encounter(R) RTL Compiler Apr 26 2017 01:51:00 pm bit8baugh gpdk045bc slow (balanced_tree) enclosed timing library		
Instance	Cells	Leakage Power (nW)	Dynamic Power (nW)	Total Power(nW)	Instance	Cells	Leakage Power (nW)	Dynamic Power(nW)	Total Power(nW)
it8baugh	121	50.329	40225.252	40275.581	bit8baugh	121	15.562	26969.291	26984.853
f21	1	1.637	528.839	530.475	£21	1	0.514	333.686	334.200
f1	1	0.675	284.009	284.684	£43	1	0.181	173.139	
£10	1	0.675	444.629	445.304	h1	1	0.181	64.909	65.090
f11	1	0.675	494.223	494.898	h2	1	0.181	184.852	185.034
£12	1	0.675	578.015	578.690	h3	1	0.181	217.820	218.001
£13	1	0.675		491.025	h4	1	0.181		
£14	1	0.675		267.055	h5	1	0.181		
f15	1	0.675		342.826	h6	1	0.181	184.611	184.793
f16	1	0.675	540.866	541.541	h7	1	0.181		
£17	1	0.675		446.601	f1	1	0.168		
f18	1	0.675	697.330	698.005	£10	1	0.168		
£19	1	0.675	590.625	591.300	£11	1	0.168		
f2	1	0.675	317.220	317.895	£12	1	0.168		
£20	1	0.675		533.234	£13	1	0.168		
£22	1	0.675	411.368	412.043	£14	1	0.168	169.907	170.075

Power synthesis report for 8bit Baugh wooley multiplier using 45nm

D. Using 90nm Technology

Fast.lib

Slow.lib

Generated by: v14.10-p008_1 Generated on: Module: Technology library: Operating conditions: Wireload mode: Area mode:		Apr 26 201 bit8baugh fast	<pre>(R) RTL Compiler RC: .7 01:46:37 pm unced_tree) orary </pre>	Generate v14.10-p00 Generate Module: Technolo Operatin Wireload Area mod	08_1 ed on: ogy lil ng cond d mode	ditions:	Encounter(R) RTL Compile Apr 26 2017 01:53:59 pm bit8baugh slow slow (balanced_tree) enclosed timing library		
Instance	Cells		Dynamic Power (nW)	Total Power(nW)	Instance	Cells	Leakage Power (nW)	Dynamic Power (nW)	Total Power(nW)
bit8baugh	123	10763.908	94984.470	105748.377	bit8baugh	123	6563.080	62891.758	69454.838
£43	1	156.633	447.088	603.721	£43	1	86.962	309.543	396.505
h1	1	156.633	164.342	320.975	h1	1	86.962	112.815	199.777
h2	1	156.633	491.740	648.373	h2	1	86.962	333.406	420.368
h3	1	156.633	582.179	738.812	h3	1	86.962		
h4	1	156.633	454.228	610.861	h4	1	86.962		
h5	1	156.633	490.284	646.917	h5	1			
h6	1	156.633	491.433	648.066	h6	1	86.962		
h7	1	156.633	516.608	673.241	h7	1	86.962		
f1	1	135.794	828.273	964.067	f1	1	84.476		
£10	1	135.794	1094.474	1230.268	£10	1	84.476		
f11	1	135.794	1218.782	1354.576	£11	1	84.476		887.179
£12	1	135.794	1423.983	1559.777	£12	1	84.476		1021.732
£13	1	135.794	1197.814	1333.608	£13	1	84.476		873.250
£14	1	135.794	620.756	756.550	£14	1	84.476		
f15	1	135.794	986.616	1122.410	f15	1	84.476 84.476	636.200	720.676
£16	1	125 794	1221 492	1467 286	TIL		84 476	876 630	961 106

Power synthesis report for 8bit Baugh wooley multiplier using 90nm

D. Using 180nm Technology:

Fast.lib:

Slow.lib:

Module: Technology library: Operating conditions: Wireload mode:		Apr 26 2017 bit8baugh tsmc18 1.0	01:49:26	Generat Module: Technol Operati Wireloa	v14.10-p008_1 Generated on:					
Instance	Cells		Dynamic Power(nW)		Instance	Cells		Dynamic Power(nW)		
oit8baugh	122	165.183	703010.112	703175.296	bit8baugh	122	238.149	420294.228	420532.377	
f1	1	2.599	7176.772	7179.371	f1	1	3.917	4056.067	4059.985	
f10	1	2.599			£10	1	3.917	5087.082	5091.000	
f11	1	2.599		9324.611	f11	1	3.917	5500.106	5504.023	
f12	1	2.599	11232.986	11235.585	f12	1	3.917	6631.949	6635.866	
f13	1		10521.860		£13	1	3.917	6268.466	6272.383	
f14	1		6330.674		£14	1	3.917	3739.885	3743.802	
f15	1		8925.908		f15	1	3.917	5204.323	5208.240	
f16	1		11042.477		f16	1	3.917	6524.055	6527.973	
£17	1	2.599	7422.843	7425.442	£17	1	3.917	4385.080	4388.997	
f18	1	2.599			f18	1	3.917	7075.424	7079.341	
£19	1		11423.937		£19	1	3.917	6820.821	6824.738	
f2	1	2.599		7248.632	£2	1	3.917	4190.479	4194.396	
£20	1		10057.896		£20	1	3.917	6046.183	6050.101	
£22	1		9363.090		£22	1	3.917	5421.546	5425.464	
£23	1		13110.830		£23	1	3.917	7758.359	7762.276	
£24	1	2 599	14101 340	14102 929	£24	1	2 917	8305 097	8309 014	

Power synthesis report for 8bit Baugh wooley multiplier using 180nm

6.3.6 Delay and Timing Synthesis Results:

Same as in case of power synthesis, here we are using here we are using fast.lib and slow.lib at supply voltage = 1.8 V for 180nm technology, supply voltage = 1.1 V for 90nm technology and supply voltage = 1.3 V for 45nm technology. As to these supply voltages the results for fast.lib and slow.lib are shown below:

D. Using 45nm Technology

Fast.lib

Slow.lib

Generated by: v14.10-p008_1 Generated on: Module: Technology library: Operating conditions: Wireload mode: Area mode:		A b y: g ons: f e	Encounter (R) RTL Compiler RC14.1 Apr 26 2017 01:43:55 pm bit8baugh gpdk045wc fast (balance_tree) enclosed timing library					Generated by: V14.10-p008_1 Generated on: Module: Technology library: Operating conditions: Wireload mode: Area mode: 			Encounter(R) RTL Compiler F Apr 26 2017 01:51:00 pm bit8baugh gpdR045bc slow (balanced_tree) enclosed timing library				
Pin	Туре	Fanout		Slew (ps)		Arrival (ps)		Pin	Туре	Fanou			/ Delay (ps)	Arrival (ps)	
1	in port	7	4.9	0	+0	0 1	R R	b0bar	in port		1 0.	6 () +0 +0	-	R
1338/A 1338/Y 17/p	AND2XL	1	1.4	23	+0 +31	0 31 1	R	g37/A g37/Y h7/q	AND2X2		1 1.	6 47	+132	-	
g17/A g17/S 17/sum 56/a	ADDHX1	1	2.0	23	+0 +58	31 89 1	F	g17/B g17/S h7/sum f6/g	ADDHX1		1 1.	8 50	+0 5 +165		
g57/CI g57/S 6/sum 12/g	ADDFXL	1	2.0	36	+0 +88	89 177 1	R	g57/CI g57/S f6/sum f12/g	ADDFXL		1 1.	8 85	+0 +286		
g57/CI g57/S 12/sum 18/g	ADDFXL	1	2.0	35	+0 +88	177 264 1	F	g57/CI g57/S f12/sum f18/q g57/CI	ADDFXL		1 1.	8 92	+0 2 +292	000	F

Timing Synthesis Report for 8bit Baugh wooley multiplier using 45nm

D. Using 90nm Technology

Fast.lib

Slow.lib

Generated by: v14.10-p008_1 Generated on: Module: Technology library: Operating conditions: Wireload mode: Area mode:		Aj b ns: f e	Encounter(R) RTL Compiler RC14.10 - Apr 26 2017 01:46:37 pm bit8baugh fast fast (balanced_tree) enclosed timing library						Generated by: v14.10-p008_1 Generated on: Module: Technology library: Operating conditions: Wireload mode: Area mode:			Encounter(R) RTL Compiler RC14.1 Apr 26 2017 01:53:58 pm bit8baugh slow slow (balanced_tree) enclosed timing library				
Pin	Туре	Fanout			Delay (ps)	Arrival (ps)		Pin	Туре	Fanout		Slew (ps)		Arrival (ps)		
51 338/A	in port	7	13.3	0	+0	0	R	b1	in port	7	12.6	0	+0	0	R	
1338/Y	AND2X1	1	4.0	18	+34	34		g338/A					+0	0		
17/10		-		10		51		g338/Y	AND2X1	1	3.8	62	+133	133	R	
g17/A					+0	34		h7/p					+0	133		
g17/S	ADDHXL	1	5.1	25	+60	94	F	g17/A g17/S	ADDHXL	1	4.9	91	+221	354	F	
17/sum								h7/sum	AUDIAL	1	2.5	21	.221	334	-	
E6/q						94		f6/q								
g63/CI g63/S	ADDFX1	1	5 1	26	+0 +109	203		g63/CI					+0	354		
gos/s E6/sum	ADDEXT	1	3.1	20	1109	203	r.	g63/S	ADDFX1	1	4.9	99	+406	761	R	
E12/q								f6/sum								
g63/CI					+0	203		f12/q						761		
g63/S	ADDFX1	1	5.1	28	+93	296	F	g63/CI g63/S	ADDFX1	1	4 9	100	+0 +374		-	
E12/sum								f12/sum	ADDEXT	1	7.9	100	+3/4	1134	£	
E18/q								f18/g								
463/CT					+0	296		~63/CT					+0	1134		

Timing Synthesis Report for 8bit Baugh wooley multiplier using 90nm

D. Using 180nm Technology:

Fast.lib

Slow.lib

	08_1 ed on: ogy library: ng conditions: nmode:	Apr bit tsm fas	26 20 Bbaugh c18 1	017 (n .0 lanced)1:49:2 d_tree)	-	.10 -	v14.10-p00 Generate Module: Technolo	08_1 ed on: ogy library: ng conditions N mode:	Apr bit tsm : slo enc	26 2 8baug c18 1	017 (h .0 lance(01:55: d_tree	-
Pin	Туре	Fanout		Slew (ps)	-	Arrival (ps)		Pin	Туре	Fanout		Slew (ps)	Delay (ps)	Arrival (ps)
b1	in port	7	14.7	0	+0	0 R		b1	in port	7	14.0	0	+0	0 R
g307/B					+0	0		g307/B					+0	0
g307/Y h1/q	AND2X1	1	6.1	63	+83	83 R		g307/Y h1/q	AND2X1	1	5.9	129	+185	185 R
g17/B					+0	83		g17/B					+0	185
g17/CO h1/carry f1/rin	ADDHXL	1	7.2	86	+90	173 R		g17/CO h1/carry f1/rin	ADDHXL	1	6.9	168	+206	391 R
g63/A					+0	173		q63/A					+0	391
g63/CO f1/carry f8/rin	ADDFX2	1	7.2	63	+229	402 R		g63/CO f1/carry f8/rin	ADDFX2	1	6.9	126	+522	913 R
g63/A					+0	402		a63/A					+0	913
g63/CO f8/carry f15/rin	ADDFX2	1	7.2	63	+227	629 R		g63/CO f8/carry f15/rin	ADDFX2	1	6.9	126	+515	1428 R
a63/A					+0	629		263/A					+0	1428

Timing Synthesis Report for 8bit Baugh wooley multiplier using 180nm

6.4. Performance Evaluation for 4x4 multipliers:-

Here we are comparing the synthesis of the taken multiplier, 4bit Vedic, Wallace tree multiplier and baugh wooley multipliers in terms of area and power and time delay.

Comparative analysis of fast multipliers for 4bit											
		-		_							
Fast multipliers	Technology used	Туре	Cells	Total Power (nW)	Total Delay(ps)						
	45nm	Fast	31	6221.449	512						
		Slow	31	4314.216	1720						
Vedic	90nm	Fast	31	16132.59	553						
multiplier		Slow	31	10800.55	2164						
	180nm	Fast	31	87615.51	1094						
		Slow	31	53358.82	2658						
	45nm	Fast	31	6076.655	466						
Wallace		Slow	31	4215.107	1579						
tree	90nm	Fast	31	16127.1	509						
multiplier		Slow	31	10591.51	1902						
manipher	180nm	Fast	31	86606.6	1096						
		Slow	31	52815.12	2702						
	45nm	Fast	31	7587.767	590						
		Slow	31	512.534	1947						
Baugh	90nm	Fast	33	18741.5	638						
Wooley multiplier		Slow	33	12355.87	2396						
munipher	180nm	Fast	32	112274	1116						
		Slow	32	67467.99	2818						

Table6.1. Comparison between the parameters of 4-bit Vedic, Wallace, Baugh wooley multiplier

6.5. Performance Evaluation for 8x8 multipliers:-

Here we are comparing the synthesis of the taken multiplier, 8bit Vedic, Wallace tree multiplier and baugh wooley multipliers in terms of area and power and time delay.

C	omparative a	nalysis of	Fast mul	ltipliers 8 b	it
Fast multipliers	Technology used	Туре	Cells	Total Power (nW)	Total Delay(ps)
	45nm	Fast	143	43023.68	1036
		Slow	142	28914.86	3457
Vedic	90nm	Fast	145	109978.4	1122
multiplier		Slow	145	71957.79	4194
	180nm	Fast	143	666989.5	2419
		Slow	143	398013.8	5813
	45nm	Fast	115	35183.65	1471
Wallace		Slow	115	23601.53	4876
tree	90nm	Fast	115	92618.17	1574
multiplier		Slow	115	60868.62	5843
manupiler	180nm	Fast	115	616756.3	3068
		Slow	115	370575.8	7690
	45nm	Fast	121	40275.58	1214
		Slow	121	26984.85	3944
Baugh	90nm	Fast	123	102748.4	1297
Wooley multiplier		Slow	123	69454.84	4854
munupiter	180nm	Fast	122	703175.3	2675
		Slow	122	420532.4	6494

Table6.2. Comparison between the parameters of 8-bit Vedic, Wallace, Baugh wooley multiplier

CHAPTER 7

CONCLUSION AND FUTURE SCOPE

Vedic, Wallace tree, Baugh wooley multipliers has been implemented using Verilog in cadence. For simulation, cadence NCsim and for synthesis Encounter RTL compiler has been used. As a result, it has been concluded that 4-bit and 8-bit multipliers gives result in all three Technologies 180nm, 90nm, and 45nm. As per analysis of three multipliers conclusion can be drawn and suggestion can be made with reference to area, power and speed. By adopting these types of like Vedic, Wallace, Baugh-wooley multiplier accurate performance can be achieved when compared to the existing techniques. In terms power dissipation Wallace tree multiplier is better, in terms of time delay and area Vedic multiplier is better. And combination of these all (power, time delay, and area) Baughwooley is better comparing with Vedic and Wallace tree multiplier. Multipliers have proven effective in DSP, other applications, to increase speed of the DSP, Microprocessor chips and digital communication.

In future, we will further compare with these Vedic, Wallace tree, Baugh wooley multipliers with other multipliers for different parameters such as area, power and delay as well as total number of cells used to give the reduced number of output bit steam as compared to these three multiplies. So these three multipliers which will be more efficient in terms of area, power And delay should give a reduced bit stream outputs as compared to these three multiplies will be the efficient multipliers Techniques.

Depending upon the parametric analysis these fast multipliers have utilized in MAC unit in DSP application

REFERENCES

[1] R.Raju, S.Veerakumar, "Design and Implementation of Low Power and High Performance Vedic Multiplier" *International Conference on Communication and Signal Processing*, 978-1-5090-0396-9/16/\$31.00 © April 6-8, 2016 IEEE.

[2] Rakesh Kumar, Pradeep Kumar, "An Efficient Baugh-Wooley Multiplication Algorithm for 32-bit Synchronous Multiplication" *International Journal of Advanced Engineering Research and Science (IJAERS)* [Vol-1, Issue-2, July 2014] ISSN: 2349-6495

[3] Kokila Bharti Jaiswal, Nithish Kumar V, Pavithra Seshadri, "Low Power Wallace Tree Multiplier Using Modified Full Adder" *3rd International Conference on Signal Processing, Communication and Networking (ICSCN)*,978-1-4673-6823-0/15/\$31c.2015 IEEE.

[4] Indrayani Patle, Akansha Bhargav, Prashant Wanjari, "Implementation of Baugh-Wooley Multiplier Based on Soft-Core Processor" *IOSR Journal of Engineering (IOSRJEN) e-ISSN: 2250-3021, p-ISSN: 2278-8719 Vol. 3, Issue 10 (October. 2013), //V3// PP 01-07*

[5] Ms. G. R. Gokhale, Mr. S. R. Gokhale, "Design of Area and Delay Efficient Vedic Multiplier Using Carry Select Adder" *International Conference on Information Processing* (*ICIP*) Vishwakarma Institute of Technology. 978-1-4673-7758-4/15/\$31.00 © Dec 16-19, 2015 IEEE

[6] Soniya, Suresh Kumar, "A Review of Different Type of Multipliers and Multiplier-Accumulator Unit", *International Journal of Emerging Trends & Technology in Computer Science (IJETTCS), Volume 2, Issue 4, July – August 2013.*

[7] Abhishek Mukherjee, Abhijit Asati, "Generic Modified Baugh Wooley Multiplier" International Conference on Circuits, Power and Computing Technologies [ICCPCT-2013] 978-1-4673-4922-2/13/\$31.00 ©2013 IEEE

[8] Sumit Vaidya, Deepak Dandekar, "Delay-Power Performance Comparison of Multipliers in Vlsi Circuit Design" *International Journal of Computer Networks & Communications* (IJCNC), Vol.2, No.4, July 2010

[9] Pramodini Mohanty, "An Efficient Baugh-Wooley Architecture for Signed & Unsigned Fast Multiplication" *NIET Journal of Engineering & Technology, Vol. 1, Issue 2, 2013*

[10] Gaurav Sharma, Arjun Singh Chauhan, Himanshu Joshi, Satish Kumar Alaria, "Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL" *International Journal of Engineering Research & Technology (IJERT) ISSN:* 2278-0181 Vol. 3 Issue 3, March - 2014

[11] Taye Girma, (2013) "Designing and Synthesizing a Wallace Tree Multiplier for High Speed Performance" *International Journal of Artificial Intelligence and Mechatronics Volume 2, Issue 3, ISSN 2320 – 5121* [12] Amrita Nanda, Shreetam Behera, (2014) "Design and Implementation of UrdhvaTiryakbhyam Based Fast 8×8 Vedic Binary Multiplier" *International Journal of Engineering Research & Technology (IJERT), ISSN: 2278-0181 Vol. 3 Issue 3, March – 2014*

[13] M Pradhan, R Panda, S K Sahu, "MAC Implementation using Vedic Multiplication Algorithm," *International Journal of Computer Applications (0975 – 8887), Vol- 21, No.7, May 2011*

[14] Premananda B.S, Samarth S. Pai, Shashank B, Shashank S.Bhat, "Design And Implementation of 8-bit Vedic Multiplier", *IJAREEIE, Vol.2, Issue 12, ISSN: 2320-3765, Dec-2013.*

[15] Taye Girma, "Designing and Synthesizing a Wallace Tree Multiplier for High Speed Performance", *International Journal of Artificial Intelligence and Mechatronics Volume 2, Issue 3, ISSN 2320 – 5121,2013.*

[16] Pramod S. Aswale, Mukesh P. Mahajan, Manjul V. Nikumbh, Omkar S. Vaidya, (2015), "Implementation of Baugh-Wooely Multiplier and Modified Baugh Wooely Multiplier Using Cadence (Encounter) RTL" *International Journal of Science, Engineering and Technology Research (IJSETR), Volume 4, Issue 2, February 2015 ,293 ISSN: 2278 – 7798*