Please use this identifier to cite or link to this item: http://localhost:8080/xmlui/handle/123456789/5364
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMendiiratta, Namrara-
dc.contributor.authorTripathi, Suman Lata-
dc.date.accessioned2024-04-26T06:59:13Z-
dc.date.available2024-04-26T06:59:13Z-
dc.date.issued2022-
dc.identifier.urihttp://localhost:8080/xmlui/handle/123456789/5364-
dc.language.isoen_USen_US
dc.publisherLovely Professional University, Phagwaraen_US
dc.subjectElectronics and Communication Engineeringen_US
dc.titleDesign and performance evaluation of gate engineered double gate junctionless mosfet structure for low power applicationsen_US
dc.typeThesisen_US
Appears in Collections:Ph.D Thesis

Files in This Item:
File Description SizeFormat 
PHD THESIS - 1_merged.pdf4.72 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.