Please use this identifier to cite or link to this item: http://localhost:8080/xmlui/handle/123456789/7007
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKumar, Pavan-
dc.contributor.authorKarthick, N.-
dc.contributor.authorRao, A. Madhukar-
dc.date.accessioned2025-05-30T09:51:10Z-
dc.date.available2025-05-30T09:51:10Z-
dc.date.issued2025-
dc.identifier.urihttp://localhost:8080/xmlui/handle/123456789/7007-
dc.language.isoen_USen_US
dc.publisherLovely Professional University, Phagwaraen_US
dc.subjectElectrical engineeringen_US
dc.titleDesign of reduced switch count and fault resilient ability of 7-level inverter for off grid applicationen_US
dc.typeThesisen_US
Appears in Collections:Ph.D Thesis

Files in This Item:
File Description SizeFormat 
41800387(with out highlighted text) Thesis 24.03.25.pdf5.97 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.