Please use this identifier to cite or link to this item: http://localhost:8080/xmlui/handle/123456789/7308
Full metadata record
DC FieldValueLanguage
dc.contributor.authorNagar, Sheetal-
dc.contributor.authorSaxena, Shanky-
dc.contributor.authorPatel, Govind Singh-
dc.contributor.authorNayak, Seema-
dc.date.accessioned2025-08-28T04:59:08Z-
dc.date.available2025-08-28T04:59:08Z-
dc.date.issued2025-
dc.identifier.urihttp://localhost:8080/xmlui/handle/123456789/7308-
dc.language.isoen_USen_US
dc.publisherLovely Professional University, Phagwaraen_US
dc.subjectElectrical engineeringen_US
dc.titleDesign and optimization of approximate low power multiplier for dsp applicationen_US
dc.typeThesisen_US
Appears in Collections:Ph.D Thesis

Files in This Item:
File Description SizeFormat 
41900673_SHEETAL_2025.pdf3.22 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.